

SONY

Computer Peripherals Components
Europe (CPCE)
Landsberger Str. 428
8000 München 80
Deutschland
Telefon (089) 8 29 16-434
Telefax (089) 8 29 16-420/416

FAX

Datum: 15.04.92

an: Herrn Wendel

von: Bernhard Grundler, Sony Europe (CPCE), Muc

Anzahl der Seiten: 5

Betreff: Ihre Anfrage vom 14.04.92

Sehr geehrter Herr Wendel!

Bezüglich Ihrer Anfrage nach der Pin-Belegung / Beschreibung für das Floppylaufwerk

MPF-17W-5PF

haben wir Informationen erhalten, die wir Ihnen selbstverständlich zur Verfügung stellen. Bei dem von Ihnen beschriebenen Laufwerk handelt es sich um eine Version für Sun Microsystems Rechner, die mit einer speziellen Auto Eject Funktion versehen sind. Da dieses Laufwerk aber seit geraumer Zeit nicht mehr gefertigt wird, sind bei uns in Europa kurzfristig keine Unterlagen dafür erhältlich. Das Nachfolgemodell MP-F17W-FP ist aber pinkompatibel und somit kann diese für Produktbeschreibung verwendet werden

Wir hoffen Ihnen damit weiterhelfen zu können.

Mit freundlichen Grüßen

Bernhard Grundler

3. Interface

3.1 Connectors and Pin Assignments

3.1.1 Signal Connector

Receptacle : 3M 3414-6500xx or equivalent
Cable : 3M 3365/34 or equivalent

3.1.2 Signal Connector Pin Assignment

PIN	Signal Description	PIN	Signal Description
1	AUTO EJECT	2	N.C.
3	GROUND	4	HDOUT
5	GROUND	6	DRIVE SELECT 3
7	GROUND	8	INDEX
9	GROUND	10	DRIVE SELECT 0
11	GROUND	12	DRIVE SELECT 1
13	GROUND	14	DRIVE SELECT 2
15	GROUND	16	MOTORON
17	GROUND	18	DIRECTION
19	GROUND	20	STEP
21	GROUND	22	WRITE DATA
23	GROUND	24	WRITE GATE
25	GROUND	26	TRACK 00
27	GROUND	28	WRITE PROTECT
29	GROUND	30	READ DATA
31	GROUND	32	HEAD SELECT
33	GROUND	34	DISK CHANGE

Note : Drive Select 0 is set as a factory option.

3.3 Signal Definitions

3.3.1 DRIVE SELECT 0,1,2,3 (Pin #10,12,14 and 06)

The DRIVE SELECT lines are used to enable or disable all other interface lines except MOTOR ON line. When the SELECT line is true (low), the drive is engaged, and is considered active and the IN-USE lamp is on. When the SELECT line is false (high), all controlled inputs except the MOTOR ON line are ignored, all output lines are disabled and the IN-USE lamp is off.

3.3.2 MOTOR ON (Pin #16)

When this input is true (low), the spindle motor will start to run. When this line is made false (high), the spindle motor will decelerate and stop. The spindle motor will not rotate until a disk is inserted, even if the MOTOR ON signal is true (low). If the MOTOR ON signal becomes false during either a write or erase operation, the spindle motor will not stop rotating until both the drive internal ERASE GATE signal and the WRITE GATE signal become false (high).

3.3.3 DIRECTION (Pin #18)

When a drive is selected, a false (high) level on this input will cause a STEP input to move the Read/Write heads away from the disk spindle. A true (low) level will cause a STEP input to move the Read/Write heads toward the drive spindle.

3.3.4 STEP (Pin #20)

When a drive is selected, a true (low) pulse on this line will cause the Read/Write heads to move to the adjacent track. The direction of the head movement is determined by the DIRECTION input at the leading edge of the pulse. The step operation can be performed even if there is no disk inserted in the drive. If the STEP signal is received during the write operation, the drive ignores this signal until the WRITE GATE signal become false (high).

3.3.5 WRITE DATA (Pin #22)

If a drive is selected, and the WRITE GATE is true (low), a true pulse (low) on the WRITE DATA line will cause a bit to be written on the disk. Pulses on this line will be neglected when WRITE GATE is false (high). No precompensation is required.

3.3.6 WRITE GATE (Pin #24)

When a drive is selected and this line is made true (low), the write current circuit is engaged and information in the WRITE DATA input may be written.

3.3.7 HEAD SELECT (Pin #32)

When a drive is selected, a true (low) level on this input will cause Head 1 (upper) to be selected. A false (high) level on this input will cause Head 0 (lower) to be selected. If the HEAD SELECT signal changes during either write or erase operation, the head will not be changed until both the internal ERASE GATE and the WRITE GATE signals become false (high).

3.3.8 INDEX (Pin #08)

The INDEX signal is detected and transmitted to the controller each time an index is sensed by the index detector during the spindle motor rotates. This signal indicates the presence of an index during its transition from a logical high level to a logical low level. A single pulse will be generated for each revolution of the disk, indicating the physical beginning of a track.

3.3.9 TRACK 00 (Pin #26)

This line is true (low) when the drive is selected and the Read/Write heads are positioned on track 00.

SONY	Product Specifications of 2MB 3.5" FDD MP-F17W-FP/-F1/-F2/-F3	Part # 00-0086
		Revision 2.20

3.3.10 WRITE PROTECT (Pin #28)

The WRITE PROTECT signal alerts the user that a write-protected disk is installed in the drive. If a write-protected disk is inserted while a drive is selected, this line will be true (low) and the drive will inhibit writing data. The line will be false (high) otherwise.

3.3.11 READ DATA (Pin #30)

The READ DATA signal is used for transmission of a composite signal (clock and data pulses).

3.3.12 DISK CHANGE (Pin #34)

This signal will be true (low) when the disk has been removed, and reset to false (high) when the disk has been installed and a STEP pulse has been received.

3.3.13 HD OUT (Pin #04)

The HD OUT signal indicates the type of disk inserted. This line is true (low) when a high density disk or no disk is inserted while a drive is selected, and it is false (high) when a double density disk is inserted to the contrary. This signal is set automatically by sensing the existence of the high density ID hole on high density disks.

3.3.14 AUTO EJECT (Pin #01)

When a drive is selected, a true (low) pulse on this line will cause the automatic ejection of the media. If the AUTO EJECT signal becomes true during either a write or an erase operation, the auto eject mechanism will not operate until both the drive internal ERASE GATE signal and the WRITE GATE signal become false (high).