


INDY ELAN GRAPHICS - GR4 BOARD


(Fab # 034-8234-002 REV. A)


Table of Contents	1	ZRAM Buffer #0 (ZRB1 ASIC)	16
GIO 64 Connectors from Motherboard	2	ZRAM Buffer #1 (ZRB1 ASIC)	17
Pipeline Registers	3	ZRAM Buffer #2 (ZRB1 ASIC)	18
GIO 64 Clamp Diodes	4	Z-Buffer, Banks A, B, C, D, E	19
Clock Logic, Oscillators	5	Z-Buffer, Banks F, G, H, I, J	20
CB1 ASIC	6	RE, Display Bus Terminators, Spares, Standoffs	21
HQ2 ASIC	7		
HQ2 UCode, Version, Interrupt Conv.	8	ATTENTION!! THERE ARE SOME REFERENCE DESIGNATORS ON THE SILKSCREEN THAT ARE PLACE INCORRECTLY ON THIS BOARD.	
GE7 UCode & Shared RAM	9	PLEASE SEE PAGE 8 FOR DETAILS.	
2GE7 ASIC (Cavity up, topside)	10		
2GE7 ASIC (Cavity down, bottomside)	11		
RE3 ASIC	12		
VB3 Connectors and Stereo Port	13		
PUPs, PUDs, Terminators, FIFO stretch	14		
Rb1 ASICs for Z Buffer Memory	15		

SCHMATIC #032-8234-002 REV D


 Silicon Graphics Computer Systems - Digital Sight & Sound			
APPROVALS		DATE	
DRW	Dale Ah Tye	07/13/94	
CHK			
RLS		REV	DATE
RLS		032-8234-002	D July 13, 1994
			SHEET
			1 OF 21


GR4





		Pipeline Registers	
ENGINEER	Ah Tye	REV	DRAWING: GR4
Date		D	gr4
GR4	032-8234-002	Wed Jul 13 16:50:36 1994	3 OF 21



 Silicon Graphics Computer Systems		GIO 64 clamp diodes		
		ENGINEER Date	Ah Tye	REV
GR4		032-8234-002	D	Wed Jul 13 16:51:01 1994 4 OF 21

D

C

B


A

D


C


B

A



Silicon Graphics Computer Systems		Clock Logic, Oscillators	
GR4 032-8234-002		D	5 OF 21



 Silicon Graphics
Computer Systems



CB1 ASIC

ENGINEER
Date Ah Tye

REV


GR4 032-8234-002 D


6 OF 21





HQ2 ASIC

ENGINEER Date	Ah Tye	REV	
GR4	032-8234-002	D	7 OF 21








 Silicon Graphics Computer Systems		GE7 Ucode & Shared RAM	
ENGINEER Date		REV	
GR4		D	
032-8234-002		9 OF 21	




silicon Graphics Computer Systems	2GE7 ASIC (CAV. UP)		
	ENGINEER Dale Ah Tye	REV	
GR4	032-8234-002	D	10 OF 21







 Silicon Graphics
Computer Systems

**VB3 Connectors
and Stereo Port**


ENGINEER
Dale Ah Tye

REV
DRAWING: GR4 gr4


GR4 032-8234-002

Wed Jul 13 16:54:33 1994 13 OF 21

all Caps are 10pF
Do not stuff Caps
during assembly.



Silicon Graphics Computer Systems		PUPS, PUDs, Terminators	
ENGINEER	Dale Ah Tye	REV	
GR4	032-8234-002	D	14 OF 21



ZRB1

6B1> GIOCLK ZB ZRB1A 142 CLK
 13B7> RE3RESET N 116 RESET
 14C7> ZRB0 B0 58 BYTE0
 14C4> ZRB0 ZCAS OE N 38 ZCAS OE
 14C7> ZRB0 TRIEN N 78 TRIEN
 12C3> ZB STALL 117 ESTALL

RZCAS.A 0 123
 RZCAS.B 1 131
 RZCAS.C 2 132
 RZCAS.D 3 133
 RZCAS.E 4 134
 RZCAS.F 5 135
 RZCAS.G 6 136
 RZCAS.H 7 137
 RZCAS.I 8 138
 RZCAS.J 9 144

ZBSEL.0 0 158
 ZBSEL.1 1 157
 ZBSEL.2 2 156
 ZBSEL.3 3 155
 ZBSEL.4 4 154
 ZBSEL.5 5 153

ZDATASEL.0 0 145
 ZDATASEL.1 1 146
 ZDATASEL.2 2 147
 ZDATASEL.3 3 148

ZB CYCTYP.0 0 149
 ZB CYCTYP.1 1 150
 ZB CYCTYP.2 2 152

ZCAS.A 0 123
 ZCAS.B 1 131
 ZCAS.C 2 132
 ZCAS.D 3 133
 ZCAS.E 4 134
 ZCAS.F 5 135
 ZCAS.G 6 136
 ZCAS.H 7 137
 ZCAS.I 8 138
 ZCAS.J 9 144

TESTOUT 111 ZRBL_TOUT_NC

ZCAS.A 0 123 DRAMB CASL N
 ZCAS.B 1 131 DRAMB CASL N
 ZCAS.C 2 132 DRAMB CASL N
 ZCAS.D 3 133 DRAMB CASL N
 ZCAS.E 4 134 DRAMB CASL N
 ZCAS.F 5 135 DRAMB CASL N
 ZCAS.G 6 136 DRAMB CASL N
 ZCAS.H 7 137 DRAMB CASL N
 ZCAS.I 8 138 DRAMB CASL N
 ZCAS.J 9 144 DRAMB CASL N

ZEQ 115 ZB EQ 0 1206<
 ELT 114 ZB LTI 0 1206<
 STEQ 113 ZB STEQ 0 1286<
 STLT 112 ZB STLT 0 1286<

VCC: 1 98 2 99
 19 120 20 100
 40 121 21 119
 41 139 39 125
 61 143 59 140
 80 159 60 141
 81 79 151

U28

0 10 ZDAIO.0
 1 9 ZDAIO.1
 2 8 ZDAIO.2
 3 7 ZDAIO.3
 4 6 ZDAIO.4
 5 5 ZDAIO.5
 6 4 ZDAIO.6
 7 3 ZDAIO.7

0 22 ZDBIO.0
 1 18 ZDBIO.1
 2 17 ZDBIO.2
 3 16 ZDBIO.3
 4 15 ZDBIO.4
 5 14 ZDBIO.5
 6 13 ZDBIO.6
 7 12 ZDBIO.7

0 31 ZDCIO.0
 1 30 ZDCIO.1
 2 29 ZDCIO.2
 3 28 ZDCIO.3
 4 27 ZDCIO.4
 5 26 ZDCIO.5
 6 25 ZDCIO.6
 7 24 ZDCIO.7

0 44 ZDDIO.0
 1 43 ZDDIO.1
 2 42 ZDDIO.2
 3 37 ZDDIO.3
 4 36 ZDDIO.4
 5 35 ZDDIO.5
 6 34 ZDDIO.6
 7 33 ZDDIO.7

0 52 ZDEIO.0
 1 51 ZDEIO.1
 2 50 ZDEIO.2
 3 49 ZDEIO.3
 4 48 ZDEIO.4
 5 47 ZDEIO.5
 6 46 ZDEIO.6
 7 45 ZDEIO.7

0 118 ZDIO.0
 1 122 ZDIO.1
 2 123 ZDIO.2
 3 124 ZDIO.3
 4 125 ZDIO.4
 5 126 ZDIO.5
 6 127 ZDIO.6
 7 128 ZDIO.7

ZDFIO.0 55 0
 ZDFIO.1 56 1
 ZDFIO.2 57 2
 ZDFIO.3 58 3
 ZDFIO.4 59 4
 ZDFIO.5 60 5
 ZDFIO.6 61 6
 ZDFIO.7 62 7

ZDGIO.0 103 0
 ZDGIO.1 104 1
 ZDGIO.2 105 2
 ZDGIO.3 106 3
 ZDGIO.4 107 4
 ZDGIO.5 108 5
 ZDGIO.6 109 6
 ZDGIO.7 110 7

ZEBIO.0 91 0
 ZEBIO.1 92 1
 ZEBIO.2 93 2
 ZEBIO.3 94 3
 ZEBIO.4 95 4
 ZEBIO.5 96 5
 ZEBIO.6 97 6
 ZEBIO.7 101 7

ZEDIO.0 82 0
 ZEDIO.1 83 1
 ZEDIO.2 84 2
 ZEDIO.3 85 3
 ZEDIO.4 86 4
 ZEDIO.5 87 5
 ZEDIO.6 88 6
 ZEDIO.7 89 7

ZEJIO.0 75 0
 ZEJIO.1 74 1
 ZEJIO.2 73 2
 ZEJIO.3 72 3
 ZEJIO.4 71 4
 ZEJIO.5 70 5
 ZEJIO.6 69 6
 ZEJIO.7 68 7

19D8< 18C4< 17C4< DRAMB D<23..0> 17C1< 18C1< 20D8<


19D8< 18C4< 17C4< DRAMB D<23..0> 17C1< 18C1< 20D8<

19D8< 18B4< 17B4< DRAMB D<23..0> 17C1< 18C1< 20D8<


19D8< 18B4< 17B4< DRAMB D<23..0> 17B1< 18B1< 20D8<

19D8< 18B4< 17B4< DRAMB D<23..0> 17B1< 18B1< 20D8<


18A4< 17A4< 12D1< ZB D<23..0>



		Silicon Graphics Computer Systems		ZRAM Buffer #0 (ZRB1)	
		ENGINEER Dale Ah Tye	REV		
GR4	032-8234-002	D			16 OF 21



Silicon Graphics Computer Systems		ZRAM Buffer #1 (ZRB1)	
ENGINEER	Dale Ah Tye	REV	
GR4	032-8234-002	D	17 OF 21



ZRB1

U518

- 6B1 > GIOCLK ZB ZRB1C 142 CLK
- 19B7 > RERESET N 116 RESET
- 14C4 > ZRB2 BO 58 BYTEO
- 14C4 > ZRB2 ZCAS OE N 38 ZCAS OE
- 14C7 > ZRB2 TRIEN N 78 TRIEN
- 12C3 > ZB STALL 117 ZSTALL

- 0 123 ZCAS.A
- 1 131 ZCAS.B
- 2 132 ZCAS.C
- 3 133 ZCAS.D
- 4 134 ZCAS.E
- 5 135 ZCAS.F
- 6 136 ZCAS.G
- 7 137 ZCAS.H
- 8 138 ZCAS.I
- 9 144 ZCAS.J

- 11 DRAMA CASH N 19B*
- 23 DRAMB CASH N 19B*
- 32 DRAMC CASH N 19A*
- 45 DRAMD CASH N 19A*
- 54 DRAME CASH N 19A*
- 67 DRAMF CASH N 20B*
- 102 DRAMG CASH N 20B*
- 90 DRAMH CASH N 20A*
- 77 DRAMI CASH N 20A*
- 76 DRAMJ CASH N 20A*

- 115 ZB EQ 2 12C6<
- 114 ZRBH LT NC
- 113 ZRBH STEQ NC
- 112 ZB LFS 2 12C6<


- 0 158 ZSESEL.0
- 1 157 ZSESEL.1
- 2 156 ZSESEL.2
- 3 155 ZSESEL.3
- 4 154 ZSESEL.4
- 5 153 ZSESEL.5

- 0 145 ZDATASEL.0
- 1 146 ZDATASEL.1
- 2 147 ZDATASEL.2
- 3 148 ZDATASEL.3


- 0 149 ZCYCTYP.0
- 1 150 ZCYCTYP.1
- 2 152 ZCYCTYP.2

- VCC:
- 1 98
- 19 120
- 40 121
- 41 139
- 60 143
- 80 159
- 81


- GND:
- 2 99
- 20 100
- 21 119
- 39 130
- 59 140
- 60 141
- 79 151






		ZRAM Buffer #2 (ZRB1)	
ENGINEER	Date	REV	
GR4	032-8234-002	D	18 OF 21







The DRAMS can be TSOP300 (NEC)
or TSOP400 (Toshiba) package type

 Silicon Graphics Computer Systems		ZBuffer, Banks A, B, C, D, E	
		ENGINEER Dale Ah Tye	REV
GR4	032-8234-002	D	19 OF 21

These RC terminators are wired to be able to use ERCD001 series terminators also.



SPARES



Silicon Graphics Computer Systems		RE, Display Bus Terminators Spares, Standoffs	
ENGINEER Dale Ah Tye		REV	
GR4 032-8234-002		D	
			21 OF 21