



ELECTRICAL SPECIFICATIONS

I. Absolute maximum ratings (all voltages referenced to the most negative supply).

- 1. Supply voltages 0V to 20V
- 2. Input voltage 0V to 20V
- 3. Input voltage protection 1000V (Note 1)
- 4. Operating free-air temperature, T_A 0 to 60°C
- 5. Storage temperature -40 to 75°C
- 6. Operating junction temperature 0 to 75°C

Note 1: 100pF discharged through 1.1K

II. Operating Parameters (all voltages referenced to V_{SS} , $0^\circ < T_A < 60^\circ C$).

Parameter	Symbol	MIN	TYP	MAX	UNITS	Comments	
Power Supplies	V_{BB}	-5.25	-5.0	-4.75	V		
	V_{SS}		0.0		V		
	V_{CC}	4.75	5.0	5.25	V		
	V_{DD}	5.7	6.0	6.3	V		
	V_{GG}	11.4	12.0	12.6	V		
Supply Current	I_{BB}			100	μA		
	I_{CC}		6	12	mA		
	I_{GG}		2	4	mA		
	I_{DD}		1	2	mA		
Input Current	I_{IH}			10	μA	$V_{IN} = V_{GG}$	
Total Power Dissipation	P_T			130	mW		
Clocks (2 phase)	Rise time	t_{CR}		40	ns	see fig. 1	
	Fall time	t_{CF}		40	ns		
	Frequency	F_C		613		kHz	+-.02%
	Pulse width	t_{CPW}		204		ns	+-.02%
	Pulse spacing	t_{CPS}		816		ns	+-.02%
	Input high	V_{CIH}	9.6		V_{GG}	V	
	Input low	V_{CIL}			0.8	V	
	Input load	C_C			20	pF	

SEE	SHEET 1	MODEL	STR NO	1MB5-9010	
		ELECTRICAL SPEC. - TRANSLATOR CHIP			
		BY	T. KRAEMER	DATE	8-15-79
		APPD		SHEET NO	2 OF 10
LTR	P.C. NO	APPROVED	DATE	DWG. NO	A-1MB5-9010-1
		SUPERSEDES			



Parameter	Symbol	MIN	TYP	MAX	UNITS	Comments
PWO						See Fig. 2
Input high	V_{PIH}	3.6		V_{DD}	V	
Input low	V_{PIL}			0.8	V	
Input load	C_p			5	pF	
Rise delay	t_{PR}	1.0			ms	From time power supplies and clocks are within specification.
Delay to 1st \overline{LMA}	t_{PD}	3.2			us	
$\overline{LMA}, \overline{RD}, \overline{WR}$ Output						See Fig. 3
Output high	V_{NOH}	4.0		V_{DD}	V	Load = 150 pF
Output low	--					Never occurs.
Output valid high	t_{NHLO}			300	ns	Load = 150 pF
Hold time	t_{NHO}	40		150	ns	"
$\overline{LMA}, \overline{RD}, \overline{WR}$ Input						
Input high	V_{NIH}	3.6		V_{DD}	V	
Input low	V_{NIL}			0.8	V	
Input valid high	t_{NLH}	0			ns	
Input valid low	t_{NHL}			400	ns	
Hold time	t_{NH}	40		150	ns	
Input load	C_L			10	pF	
B0 - B7						See Fig. 4
Output valid	t_{BR2}			400	ns	Load = 150 pF
Input valid	t_{BF1}	0			ns	
Hold time	t_{BH1}	40		150	ns	
Output high	V_{BOH}	4.0			V	
Output low	V_{BOL}			0.4	V	
Input high	V_{BIH}	3.6			V	
Input low	V_{BIL}			0.8	V	
Float voltage	V_{BF}	3.6		V_{DD}	V	This voltage must be supplied by another chip in the system. (i.e. 1MA8)
Input Load	B_{IL}			10	pF	

SEE	SHEET 1	MODEL	STR. NO	1MB5 - 9010	
		ELECTRICAL SPEC. - TRANSLATOR CHIP			
		BY	T. KRAEMER	DATE	8-15-79
		APPD		SHEET NO	3 OF 10
LTR	P.C. NO	APPROVED	DATE	A 11MB5 9010-1	





Parameter	Symbol	MIN	TYP	MAX	UNITS	Comments
\overline{RC}						See Fig. 5
Fall time	t_{1F2}			380	ns	Open drain output
Output low	V_{IOL}			0.4	V	Load = 80 pF $I_{sink} = 4 mA$
Hold time	t_{RCH}			200	ns	
$SC0, SC1, SC2$						
Input low	V_L			0.8	V	
Low level input current				-1	mA	at V_L
$\overline{IRL}, \overline{HALT}$						See Fig. 6
Fall time	t_{1F3}			500	ns	Open drain output
Output low	V_{IOL}			0.4	V	Load = 80 pF $I_{sink} = 4mA$
$\overline{PRIH}, \overline{PRIL}$						See Fig. 7
\overline{PRIH} set up time	t_{su}	0			ns	
\overline{PRIL} fall time	t_{F1}			450	ns	
Propagation delay	t_{ppd}			100	ns	Load = 80 pF
\overline{PRIH} input high	V_{PIH}	3.6		V_{DD}	V	
\overline{PRIH} input low	V_{PIL}			0.8	V	
\overline{PRIL} output high	V_{PIH}	4.0			V	
\overline{PRIL} output low	V_{PIL}			0.4	V	
\overline{PRIH} input load	C_1			5	pF	
\overline{ALE}						See Fig. 8
Pulse width	t_{1LL}	150			ns	With 11 MHz crystal
Address set up time	t_{1AL}	70			ns	
Address hold time	t_{1LA}	50			ns	
Rise time	t_{1R}		30		ns	
Fall time	t_{1F}		30		ns	
\overline{WR}						See Fig. 8
Pulse width	t_{1CC}	300			ns	
Data set up time	t_{1DW}	250			ns	
Data hold time	t_{1WD}	40			ns	Load = 20 pF
Address set up to WR	t_{1AW}	200			ns	
\overline{RD}						See Fig. 8
Pulse width	t_{1CC}	300			ns	
\overline{RD} to data valid	t_{1RD}			200	ns	
Address set up to RD	t_{1AD}			400	ns	
Data hold time	t_{1DR}	0		100	ns	

SEE	SHEET 1	MODEL	STK NO	1MB5-9010	
		ELECTRICAL SPEC. - TRANSLATOR CHIP			
		BY	T. KRAEMER	DATE	8-15-79
		APPD		SHEET NO	4 OF 10
LTR	PC NO	APPROVED	DATE		




Parameter	Symbol	MIN	TYP	MAX	UNITS	Comments
D0 - D7, ALE, $\overline{\text{IRD}}$, $\overline{\text{IWR}}$						See Fig. 8
Output low voltage	V_{IOL}			0.4	V	Load = 50 pF $I_{\text{sink}}=1.6\text{mA}$
Output high	V_{IOH}	2.4		V_{CC}	V	
Input high	V_{IIH}	2.4			V	
Input low	V_{IIL}			0.8	V	
ADR2, $\overline{\text{ADR3}}$, $\overline{\text{RESET}}$, $\overline{\text{INT}}$						Load = 30 pF ($I_{\text{sink}}=1.6\text{mA}$ $\overline{\text{RESET}}$ and $\overline{\text{INT}}$)
ADRx valid	t_{IAR}			200	ns	
Output high	V_{OH}	4.0			V	
Output Low	V_{OL}			0.4	V	

SEE	SHEET 1	MODEL	STX NO 1MB5-9010
		ELECTRICAL SPEC. - TRANSLATOR CHIP	
		BY T. KRAEMER	DATE 8-15-79
		APPD	SHEET NO 5 OF 10
LTR	PC NO	APPROVED	DATE




CLOCK TIMING
FIG. 1



POWER-ON TIMING
FIGURE 2


SEE	SHEET 1	MODEL	STK NO. 1MB5- 2210
		ELECTRICAL SPEC. - TRANSLATOR CHIP	
		BY T. KRAEMER	DATE 8-15-79
LTR	P C NO	APPD	SHEET NO 6 OF 10
	APPROVED	DATE	



CONTROL TIMING

FIGURE 3

SEE	SHEET 1	MODEL	STK. NO	1MB5-9010	
		ELECTRICAL SPEC. - TRANSLATOR CHIP			
		BY	T. KRAEMER	DATE	8-15-79
		APPD		SHEET NO	7 OF 10
LTR	P.C. NO	APPROVED	DATE		



BUS TIMING
FIGURE 4.


SEE	SHEET 1	MODEL	S1K NO. 1MB5 - 9010
		ELECTRICAL SPEC. - TRANSLATOR CHIP	
		BY T. KRAEMER	DATE 8-15-79
P.C. NO.	APPROVED	DATE	SHEET NO 8 OF 10




RC TIMING
FIG. 5

IRL, HALT TIMING
FIG. 6

PRIH, PRIL PROPAGATION DELAY
FIG. 7



SEE	SHEET 1	MODEL	STR. NO	1MB5-9010	
		ELECTRICAL SPEC. - TRANSLATOR CHIP			
		BY	T. KRAEMER	DATE	8-15-79
PC NO	APPROVED	DATE		SHEET NO	9 OF 10



8049 TIMING

FIG. 8

SEE	SHEET 1	MODEL	STK NO	1MB5-9010	
		ELECTRICAL SPEC. - TRANSLATOR CHIP			
		BY	T. KRAEMER	DATE	8-15-79
		APPD		SHEET NO	10 OF 10
CTR	P.C. NO	APPROVED	DATE		