

TECHNICAL MANUAL
MICROMEMORY 3000QD
MEMORY CARD ASSEMBLY

"Information contained in this Technical Manual is disclosed in confidence and may not be duplicated in full or in part by any person without prior written approval of the Memory Products Division. Its sole purpose is to provide the user with adequately detailed documentation so as to efficiently install, operate, maintain, and order spare parts for the equipment supplied. The use of this document for all other purposes is specifically prohibited."



ELECTRONIC MEMORIES & MAGNETICS CORPORATION

12621 Chadron Avenue, Hawthorne, California 90250 / Telephone: (213) 644-9881

March, 1976

TABLE OF CONTENTS

PARAGRAPH	DESCRIPTION	PAGE
I	GENERAL DESCRIPTION	
1-1	Introduction	1-1
1-4	Purpose of Equipment	1-1
1-6	Physical Description	1-2
1-12	Functional Description	1-2
1-19	General Specifications	1-4
1-21	Environmental Specifications	1-5
1-24	Equipment Supplied	1-5
II	INSTALLATION AND OPERATION	
2-1	General	2-1
2-3	Unpacking and Inspection	2-1
2-5	Installation	2-1
2-6	Interface Signals	2-1
2-11	Interface Pin Assignments	2-8
2-13	Memory Card Assembly Power Requirements	2-11
III	THEORY OF OPERATION	
3-1	General	3-1
3-3	General Organization	3-1
3-5	General Theory	3-1
3-7	Addressing	3-3
3-24	Memory Select	3-10
3-26	Data Control	3-10
3-38	Timing Control	3-15
IV	MAINTENANCE	
4-1	General	4-1
4-3	Preventive Maintenance	4-1
4 8	Corrective Maintenance	4-2
V	DRAWINGS	
5-1	General	5-1
5-3	Schematic Reference Code	5-1
5-5	Replaceable Parts	5-4

ILLUSTRATIONS

NUMBER	DESCRIPTION	PAGE
1-1	Micromemory 3000/1620 Card Assembly	1-3
2-1	Memory Card Assembly Outline and Dimensions	2-2
2-2	Memory Card Assembly Interface Circuit, Typical	2-3
2-3	Interface Timing Diagram	2-9
3-1	Micromemory 3000/1620 General Block Diagram	3-2
3-2	Address Decode Scheme Detailed Block Diagram	3-5
3-3	Core-Matrix Decoding Details, Partial Simplified Logic Diagram	3-7
3-4	Core-Array Drive Scheme	3-8
3-5	Memory Select Decode Scheme, Typical	3-11
3-6	Data Loop Detailed Circuit Diagram	3-13
3-7	Internal Timing Diagram	3-17
3-8	Reset Timing Diagram	3-19
4-1	Typical Waveforms	4-9

TABLES

NUMBER	DESCRIPTION	PAGE
1-1	Memory Card Assembly General Specifications	1-4
1-2	Environmental Specifications	1-5
2-1	Memory Card Assembly Interface Signals	2-4
2-2	Interface-Memory Card Assembly	2-10
2-3	Memory Card Assembly Power Connections	2-11
3-1	Functional Content of the 1620 System	3-1
3-2	Address Configuration Signals	3-20
3-3	Memory Address Extension Data	3-22
4-1	Recommended Test Equipment	4-2
4-2	Core Array Address Decode System	4-4
4-3	Memory Assembly Troubleshooting	4-6
5-1	Engineering Drawings	5-1
5-2	Glossary of Mnemonic Terms	5-2

SECTION I
GENERAL DESCRIPTION

1-1. INTRODUCTION

1-2. This manual contains information required to install, operate, and maintain the MICROMEMORY 3000QD Memory Card Assembly (figure 1-1), manufactured by Electronic Memories and Magnetics Corporation, Hawthorne, California. As part number 928637-001.




Figure 1-1. MICROMEMORY 3000QD Memory Card Assembly

* QD: Quad Density

1-3. Contents of this manual are arranged as follows:

Section I - General Description. Scope, contents and organization of the manual. General physical and electrical description, system orientation and general specifications.

Section II - Installation and Operation. Information required to install, prepare for operation, and operate the equipment.

Section III - Theory. General and detailed theory of operation including overall system theory, general block diagram description, and detailed circuit description. This section includes discussions of address decoding, core-drive system, data pattern, and system timing.

Section IV - Maintenance. Preventive and corrective maintenance procedures and troubleshooting charts.

Section V - Drawings. Circuit card schematics, assembly drawings, and parts lists.

1-4. PURPOSE OF EQUIPMENT

1-5. The MICROMEMORY 3000QD Memory Card Assembly is designed for use with central processor units as a main, directly accessible, random access storage unit. The Memory Card Assembly can be used alone; or by means of built-in address expansion circuits permitting up to eight Memory Card Assemblies to be operated together.

1-6. PHYSICAL DESCRIPTION

1-7. The MICROMEMORY 3000QD Card Assembly is a complete memory system on a single card assembly consisting of two circuit cards. The Electronics Card contains timing, control, and inhibit drivers, and the Stack Card contains the core array, diodes, and sense amplifiers. The Stack Card is pluggable into the Electronics Card.

1-8. SIZE AND MOUNTING

1-9. The memory is mounted on a 1/16-inch epoxy-glass

circuit card whose dimensions are;

Height:	11.75 inches
Length:	15.40 inches
Mounting centers:	1.00 inch

1-10. I/O CONNECTORS

1-11. The circuit card is designed to use two 80-pin edge connectors with pins on 0.125-inch centers. The recommended mating connector is Winchester P/N HWL40D2-112-4086 or equivalent.

1-12. FUNCTIONAL DESCRIPTION

1-13. The MICROMEMORY 3000QD Memory Card Assembly is a random-access, coincident-current, ferrite-core memory arranged in a 3D, 3-wire configuration. Except for a dc power supply, the unit is self-sufficient, including all necessary timing and control, inhibit and sense, and stack circuitry.

1-14. MEMORY CAPACITY

1-15. Memory capacity is a function of addressing and word length within the following limits:

32,768 words by 20 bits
32,768 words by two 10-bit bytes
65,536 words by 10 bits

1-16. ZONES. Twenty-bit words can be divided into two 10-bit zones (bytes). These zones are designated Zone A (bits 0 thru 8, and 18), and Zone B (bits 9 thru 17, and 19).

1-17. MODES OF OPERATION

1-18. The memory performs in Read/Restore mode, Clear/Write mode, and Read-Modify-Write mode (Split Cycle).

1-19. GENERAL SPECIFICATIONS

1-20. Table 1-1 is a list of Memory Card Assembly general specifications.

Table 1-1. Memory Card Assembly General Specifications

ITEM	SPECIFICATION																	
Type of Memory	Random access, 3-wire, 3D magnetic core																	
Capacity	32,768 words by 20 bits 32,768 words by two 10-bit bytes 65,536 words by 10 bits																	
Modes of operation	Read/Restore Clear/Write Read/Modify/Write (Split Cycle)																	
Access Time	300ns																	
Cycle Time	Read/Restore 850ns Clear/Write 850ns Read/Modify/Write 950ns plus modify time (processor response time)																	
Logic Levels:	Input False (ZERO) = +2.5 to +5.0 volts True (ONE) = 0 to +0.5 volt Output False (ZERO) = +2.5 to +5.0 volts																	
Sink/Source Capacity	See Section II																	
AC Power Requirements	Non required																	
DC Power Requirements, (Current in amperes - Unit operating at 850ns rate).	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th colspan="3" data-bbox="868 1549 1416 1581">CURRENT</th> </tr> <tr> <th data-bbox="868 1581 1015 1623"><u>+15V±2%</u></th> <th data-bbox="1096 1581 1242 1623"><u>+5V±2%</u></th> <th data-bbox="1323 1581 1464 1623"><u>-15V±2%</u></th> </tr> </thead> <tbody> <tr> <td data-bbox="868 1623 1015 1696">Standby</td> <td data-bbox="1096 1623 1242 1696">0.5</td> <td data-bbox="1323 1623 1464 1696">0.1</td> </tr> <tr> <td data-bbox="868 1696 1015 1770">All ONES</td> <td data-bbox="1096 1696 1242 1770">3.8</td> <td data-bbox="1323 1696 1464 1770">1.2</td> </tr> <tr> <td data-bbox="868 1770 1015 1843">All ZEROs</td> <td data-bbox="1096 1770 1242 1843">1.5</td> <td data-bbox="1323 1770 1464 1843">0.7</td> </tr> </tbody> </table>			CURRENT			<u>+15V±2%</u>	<u>+5V±2%</u>	<u>-15V±2%</u>	Standby	0.5	0.1	All ONES	3.8	1.2	All ZEROs	1.5	0.7
CURRENT																		
<u>+15V±2%</u>	<u>+5V±2%</u>	<u>-15V±2%</u>																
Standby	0.5	0.1																
All ONES	3.8	1.2																
All ZEROs	1.5	0.7																

Table 1-1. Memory Card Assembly General Specifications (Cont)

ITEM	SPECIFICATION	
DC Power to Termination Resistors (Current in amperes) Terminations at J1 (+5V±2%) Terminations at J2 (+5V±2%)	<u>CURRENT (Amps)</u>	
	<u>Termination Inputs Open</u>	<u>Termination Inputs OV</u>
	0.14	0.34
	0.16	0.39

1-21. ENVIRONMENTAL SPECIFICATIONS

1-22. Table 1-2 is a list of environmental specifications.

1-23. EQUIPMENT SUPPLIED

1-24. Equipment supplied is the MICROMEMORY 3000QD Memory Card Assembly.

Table 1-2. Environmental Specifications

ITEM	SPECIFICATION
Operating Conditions Ambient Temperature Thermal Shock Relative Humidity Altitude	0°C to +50°C ±10°C per hour (max) 95% max w/o condensation -1000 ft to +10,000 ft msl



SECTION II

INSTALLATION AND OPERATION

2-1. UNPACKING AND INSPECTION

2-2. Use reasonable care in unpacking the equipment. No special unpacking instructions are required. Inspect the equipment for physical damage.

2-3. INSTALLATION

2-4. The Memory Card Assembly is designed to plug into an EMM standard MICROMEMORY 3000QD Memory System chassis. Figure 2-1 illustrates card orientation and dimensions.

2-5. INTERFACE SIGNALS

2-6. All signals between the processor and the Memory Card Assembly should be carried on twisted-pair transmission lines. Termination resistors are included in each Memory Card Assembly for proper termination of the Transmission lines to minimize reflections. Connection of the termination resistors is made externally on the input/output connector receptacle and therefore is at the discretion of the user. (See figure 2-2.)

2-7. All input/output signal parameters are measured at the Memory Card Assembly input/output connectors with properly terminated processor cables attached. Times shown in timing diagram figure 2-3 are measured at the 50% point of the signal transition.




Figure 2-1. Memory Card Assembly Outline and Dimensions




Figure 2-2. Memory Card Assembly Interface Circuit, Typical






Figure 2-3. Interface Timing Diagrams

2-8. Input circuits to the memory system are TTL gates. The input drive for individual inputs is listed in table 2-1. Drive requirements are expressed in units of TTL loads where 1 TTL load = 2 ma sink from the driver in the Logic "1" (OV) state. When the termination resistors are used (externally connected), the source driver in the Logic ONE state must be capable of sinking 17 ma termination-resistor current in addition to the rated sink load for each input. No source current is required in the Logic ZERO state. Input levels required are as follows:

False (Logic ZERO) = +2.5V to +5.0V
 True (Logic ONE) = 0V to +0.5V

Table 2-1. Memory Card Assembly Interface Signals

SIGNAL NAME	ABBR	FUNCTION/LOAD	DESCRIPTION
Initiate Pulse	* \overline{RP}	Input One TTL Load	The application of an Initiate Pulse (RP) when the memory is available, initiates a memory cycle. The type of cycle (Read/Restore, Clear/Write or Split-Cycle) is defined by BCL (Byte Control level) and SCL (Split-Cycle level).
Byte Control Levels	BCL1, BCL2	Input One TTL Load	The state of the two Byte Control Levels in conjunction with the Initiate Pulse (RP) determines the memory mode for each 10-bit byte. When BCL is true (low), the Initiate Pulse (RP) executes a clear/write cycle in the selected byte. When BCL is false (high), RP initiates a read/restore cycle in the selected byte. In Split Cycle mode, if BCL is true (low), new data is stored in memory; if BCL is false (high), readout data is re-stored to memory.
* External connection of the Write Pulse (WP) to the Initiate Pulse (RP) is possible for control by a single line.			

Table 2-1. Memory Card Assembly Interface Signals (Cont)

SIGNAL NAME	ABBR	FUNCTION/LOAD	DESCRIPTION									
Split-Cycle Level	\overline{SC}	Input One TTL Load	When the Split-Cycle (SC) input is true (low), the Split-Cycle mode is initiated. The Initiate Pulse (RP) executes the read phase, and the Write Pulse (WP) executes the write phase.									
Write Pulse	$*\overline{WP}$	Input One TTL Load	In Split Cycle mode, the memory completes the read phase, then waits. The Write Pulse (WP) then initiates the write phase of the same cycle.									
Address Option	COOP AI15	Input One TTL Load	By wiring the ADOP, and AI15 inputs to the levels specified below, the memory will function accordingly as 32K X 20 or 64K X 10. <div style="text-align: center;"><u>CONFIGURATION</u></div> <table style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;"><u>INPUT</u></td> <td style="text-align: center;"><u>16K X 20</u></td> <td style="text-align: center;"><u>32K X 10</u></td> </tr> <tr> <td>COOP</td> <td>Low OV</td> <td>High (open)</td> </tr> <tr> <td>AI15</td> <td>Low OV</td> <td>Most Sig. Address Bit</td> </tr> </table> <p>For 64K X 10 operation it is necessary to connect data-bit lines 0 thru 8, and 18 to data-bit lines 9 thru 17, and 19 on the input and output.</p>	<u>INPUT</u>	<u>16K X 20</u>	<u>32K X 10</u>	COOP	Low OV	High (open)	AI15	Low OV	Most Sig. Address Bit
<u>INPUT</u>	<u>16K X 20</u>	<u>32K X 10</u>										
COOP	Low OV	High (open)										
AI15	Low OV	Most Sig. Address Bit										
Address In	AI (0-15)	Input One TTL Load AI00 thru AI14 Two TTL Loads AI15	Memory location to be accessed is established by 15 or 16 single-ended address lines; 15 lines for 32K X 20 operation, 16 lines for 64K X 10 operation.									
Extended Address In	XAI1 Thru XAI3	Input One TTL Load Per Bit	There are three extended address inputs. XAI outputs fan out to 10 TTL loads per bit. Inverters are provided to accommodate additional memory cards for increasing memory capacity. When the address inverters are properly wired to the memory select									

* The Write Pulse (WP) and Initiate Pulse (RP) lines can be connected together externally for single-line control.

Table 2-1. Memory Card Assembly Interface Signals (Cont)

SIGNAL NAME	ABBR	FUNCTION/ LOAD	DESCRIPTION
Data-In Strobe Option	$\overline{\text{MSOP}}$	Input 4.5 TTL Loads	inputs (MS), selection among up to eight memory cards may be made without the necessity of using external decode circuits. When this pin is open, timing of data input (DI) is at time T ₀ (per figure 2-3). When MSOP is grounded, data is strobed-in from 200 to 300 nsec after the leading edge of Initiate Pulse RP.
Memory Protect	$\overline{\text{MP}}$	Input 3.5 TTL Loads	The Memory Protect (MP) input protects stored data during dc power turn-on and turn-off. The MP input should be in the high state during normal memory operation. When MP goes low, the Memory completes the cycle in process (if any) and ignores further requests for operation until the Memory Protect line is again high. The Memory will complete a Split Cycle in process correctly, provided that the Write Pulse is sent 600ns maximum after Initiate Pulse. During power turn-on, MP should be held low before any dc voltage reaches 1 volt and held low until at least 20.0 μ sec after all power supplies are in tolerance. During power turn-off, MP should be driven low before any dc voltage is out of tolerance and should remain low until all dc voltages are less than 1.0 volt.
Data In	DI (0-19)	Input One TTL Load Per Bit	In a Clear/Write or Split-Cycle, new data must be presented to the memory as shown in figure 2-3.
Data Out**	DO (0-19)	Output	In a Read/Restore or Split-Cycle, data readout is presented on the data output lines no later than 300ns after RP and remains valid

Table 2-1. Memory Card Assembly Interface Signals (Cont)

SIGNAL NAME	ABBR	FUNCTION/LOAD	DESCRIPTION
Common Data Buss	---	Input/Output	until a subsequent RP, or will reset approximately 600ns after RP, depending on the state of TIOP (Data-Output/Data-Available option). Gating is provided in the data input and data output circuits to allow common-line bi-directional data transmission if desired.
Data** Available	\overline{DA}	Output	The Data Available signal is provided by the memory to signify that data is present and stable on all output data lines. The Data Available pulse occurs no later than 300ns after cycle initiate.
Data Output/ Data Available Option	TIOP	Input One TTL Load	With TIOP held low (OV), the Data Output (DO) and Data Available (DA) are as shown in the timing diagrams, figure 2-3. With TIOP high (open) the Data Output (DO) and Data Available (DA) will pulse from 300ns after RP until 600ns after RP.
Memory Busy**	\overline{MB}	Output	The Memory Busy signal (low) signifies to the processor that the memory is busy and will not accept an Initiate Pulse.
Memory Select	MS (1-3)	Input	The Memory Select inputs are used with the extended address inverters to expand addressing to include additional memory cards. When MS1, MS2, and MS3 are ZERO (high) the memory is selected: thus, when not used, the MS inputs must be wired to a logic ZERO (high) source.

** Output cables from the memory are driven from an integrated circuit TTL open collector driver (SN7438). The cable driver is capable of sinking 47ma. while maintaining a logic ONE level of from +0.25 to 0.50 volts.

Table 2-1. Memory Card Assembly Interface Signals (Cont)

SIGNAL NAME	ABBR	FUNCTION/ LOAD	DESCRIPTION
General Reset	$\overline{\text{GR}}$	Input 3.5 TTL Loads	The General Reset input, when driven low, resets all registers in the memory and initializes the timing circuits. This input should be high during normal operation of the memory. The memory will accept a new input within 5 μsec after the end of GR signal. A general reset should NOT be executed while a memory cycle is in progress - loss of data could result.

2-9. INTERFACE PIN ASSIGNMENTS

2-10. The Memory Card Assembly is designed to use two 80-pin edge connectors with pins on 0.125-inch centers. The recommended mating connector is Winchester P/N HWL40D2-112-4086 or equivalent.

2-11. MEMORY CARD ASSEMBLY POWER REQUIREMENTS

2-12. The power requirements for one Memory Card Assembly are given in table 1-1.


2-13. The dc voltages can be applied in any sequence. The power connections are given in table 2-3.

Table 2-2. Interface - Memory Card Assembly

PIN NUMBER	CONNECTOR		PIN NUMBER	CONNECTOR	
	P1	P2		P1	P2
01	OV	OV	41	OV	OV
02	+5V	DI06	42	+5V	DI01
03	-15V	DI07	43	-15V	DI00
04	OV	DI05	44	OV	DI08
05	+15V	DI04	45	+15V	DI17
06	+VPU	DO06	46	AI08	DO03
07	TERM	DO07	47	AI07	DO02
08	TERM	DO05	48	AI06	DO01
09	TERM	DO04	49	AI11	DO00
10	TERM	DI03	50	AI10	DO08
11	TERM	DI02	51	OV	DO17
12	TERM	TERM	52	AI09	DI16
13	TERM	TERM	53	AI03	DO16
14	TERM	TERM	54	OV	DO15
15	TERM	TERM	55	AI04	OV
16	TERM	TERM	56	AI05	DI15
17	TERM	TERM	57	OV	DI14
18	TERM	TERM	58	AI00	DO14
19	TERM	TERM	59	AI01	DO13
20	TERM	TERM	60	OV	OV
21	TERM	TERM	61	AI02	DI13
22	TERM	TERM	62	AI12	DI12
23	TERM	TERM	63	\overline{GR}	DO12
24	TERM	TERM	64	AI14	OV
25	TERM	TERM	65	\overline{WP}	OV
26	TERM	TERM	66	OV	OV
27	\overline{SC}	TERM	67	OV	OV
28	MS3	TERM	68	DI18	OV
29	MS2	TERM	69	DI19	DO11
30	MS1	TERM	70	AI15	DI11
31	BCL2	TERM	71	DO18	DI10
32	COOP/ADOP	TERM	72	DO19	DO10
33	MB	TERM	73	$\overline{XAI1}$	DO09
34	AI13	TERM	74	$\overline{XAI1}$	DI09
35	BCL1	OV	75	$\overline{XAI2}$	+VPU
36	\overline{DA}	+15V	76	$\overline{XAI2}$	+15V
37	TIOP	OV	77	$\overline{XAI3}$	OV
38	MP	-15V	78	XAI3	-15V
39	\overline{MSOP}	+5V	79	\overline{RP}	+5V
40	OV	OV	80	OV	OV

Table 2-3. Memory Card Assembly Power Connections

CONN	PIN	VOLTAGE	CONN	PIN	VOLTAGE
J1	02	+5V	J2	39	+5V
J1	42	+5V	J2	79	+5V
J1	03	-15V	J2	38	-15V
J1	43	-15V	J2	78	-15V
J1	05	+15V	J2	36	+15V
J1	45	+15V	J2	76	+15V
J1	01	0V	J2	01	0V
J1	40	0V	J2	40	0V
J1	41	0V	J2	41	0V
J1	80	0V	J2	80	0V



SECTION III

THEORY OF OPERATION

3-1. GENERAL

3-2. This section comprises a functional description of the Memory Card Assembly. Description is divided into general discussion and detailed circuit description, each referring to appropriate block, simplified logic, logic, schematic, and timing diagrams. The schematic diagram is located in Section V.

3-3. GENERAL ORGANIZATION

3-4. The MICROMEMORY 3000QD is a complete memory system on a single card-pair. The card-pair consists of the Memory Electronics Board (Electronics Board) and the Stack Board. Contents of these boards are listed in table 3-1.

Table 3-1. Functional Content of the 3220 System

CARD	FUNCTIONAL CONTENT
Memory Electronics	Timing Generator, Timing Counter, Control Circuits, Address Register, Data Receivers, and Address Decoder, X and Y Select, Current Generators, X and Y Drive Switches, X and Y Sink Switches, Data Register, Inhibit Drivers, and Memory Select.
Stack Card	Sense Amplifiers, and Core Array.

3-5. GENERAL THEORY

3-6. Memory system functions, contained within one card-pair, consists of addressing, data control, storage, and timing and control. System organization of these functions is illustrated in figure 3-1 and described in the following sub-paragraphs.

3-7. ADDRESSING

3-8. Addressing is accomplished in three decode levels. The general addressing scheme is illustrated in figure 3-1.

3-9. FIRST-LEVEL DECODING. Address bits in groups of three are applied to one-of-eight decoders that are gated by Read and Write control signals. The composite Read- or Write-decoded address is applied to core matrix drive or sink switches. Drive- or sink-switch output signals are then applied to the core matrix.

3-10. SECOND-LEVEL DECODING. X- and Y-drive and sink-switch outputs are applied as illustrated (figure 3-1) to the core matrix. The two decode signals ($RX + WY$ and $WX + RY$) represent the sharing of four one-of-eight decoders in performing the X-Read, X-Write, Y-Read, and Y-Write functions. Because in any given function (Read or Write) related to core-matrix drive, two lines are required (such as X-Read and Y-Read), the decode result of these two 1/16 decoders is the same as if there were only one 1/16 decoder that accommodates both X and Y functions. The Y-sink switches are connected as illustrated to produce the Y-Read/Write 1/8 decode. The 1/16 Y-drive decode, combined with the 1/8 Y-sink decode, forms a 1/128 Y-line-select decoder. X-sink switches are connected similarly **except that the X sink decode is 1/16. Thus, the decode system comprises a 1/256 decode scheme.**


3-11. THIRD-LEVEL DECODING. Third-level decoding takes place in the matrix and consists of the selection of a single group of cores (word). The combination of X and Y lines, each representing an output from second level decoders arranged in a crosshatch, forms a core-matrix decoder. The combination of outputs from X and Y lines (1/128 Y and 1/256 X) results in a 1/32,768 decode.

3-12. ADDRESS-DECODING DETAILS. Address decoding details are illustrated in figure 3-2. This diagram, using mnemonics and symbol details from the Memory Card schematic diagram, shows address and decode routing from the decoder inputs in the Electronics Card to the core array in the Stack Card. **The following**

diagram illustrates the functional allocation of address bits. Note that the Internal Address bits (A) differ in numerical designation (nn) from Address In (AI) bits. The address scheme described herein refers only to Internal Address bits.

EXTERNAL ADDRESS BIT	9	2	4	10	7	6	11	8	0	1	2	5	15	12	13
CONNECTOR J1 - →	52	53	55	50	47	48	49	46	58	59	61	56	70	62	34
INTERNAL ADDRESS BIT	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

3-13. ADDRESS WORD. Address word configuration is illustrated as follows:



3-14. DRIVE DECODING. Internal Address bits A0 thru A5 are routed through Read/Write Address Multiplexers to Read/Write 1/8 Decoders. The R/W Address Multiplexers, controlled by Timing signal Q16, routes the appropriate Address bits to the Drive Decoders. When Q16 is high (during first phase of memory cycle), Address bits assigned to steer current for x/y Read operation are routed to the Drive Decoders; when Q16 is low (during second phase of memory cycle), Address bits assigned to steer current for x/y Write operation are routed to the Drive Decoders.

3-15. DRIVE DISCHARGE. A Drive Discharge circuit is connected to the core drive lines through isolation resistors. When activated at the proper time by Drive Discharge Time signal DDT, this circuit in effect grounds all core drive lines; thus, improving recovery time of the system.

3-16. CORE-ARRAY DRIVE SCHEME. As illustrated in figure 3-3, the entire X/Y drive system is powered by common +15V and -15V power sources.

3-17. Pulsed Current Sources

3-18. Power is applied to the drive end of the core matrix through positive and negative pulsed current sources. Pulsing of the current source is accomplished by a Read Switch-pair and Write Switch-pair controlled by Read and Write control signals.

3-19. The pulsed current source consists of eight switches (Q40 thru Q47), four current-limiting saturable transformers (T7), and a bias regulator circuit. The switches separately control the application of Read current and Write current to the X/Y drive switches. Separation of function is necessary here to allow sufficient recovery time* between Read and Write functions. Switches are triggered by Read or Write control signals.

3-20. Current-limiting transformers (T7) are biased above their saturation points so that they offer little impedance in the switch circuit when there is no current in the primary winding. When a current switch is triggered, current is in such a direction as to drive the transformer into the non-saturation region. Within this region, the transformer offers high impedance in the circuits, thus limiting the current. Circuit constants are such as to limit current to about 400 ma in any given core-matrix line.

*Refers to recovery time of transformers T8 and T9.




Figure 3-1. MICROMEMORY 3000QD General Block Diagram




Figure 3-2. Address Decode Detailed Block Diagram




Figure 3-3. Core-Array Drive Scheme




Figure 3-4. Memory Select Decode Scheme, Typical.

3-21. Bias Current Regulator

3-22. The bias-current regulator consists of a voltage regulator IC (U86/RT1) and a constant-current generator (Q38/Q39). Circuit constants and the setting of (lab set) resistor R99 determine the operating current level of the current section.

3-23. In the voltage-regulator section of the circuit, thermistor RT1, located near the core matrix, changes resistance with core matrix ambient temperature. Thus, current through the core matrix changes in normal operation according to temperature.

3-24. MEMORY SELECT

3-25. When more than one Memory Card Assembly is used in a memory system, a means of selecting among the cards must be provided. This is done with the Extended Address Inverters and Memory Select Gate (figure 3-4). These inverters and gate are connected in a decoder configuration. (Note that this circuit is only typical. For exact wiring, see related system manual.)

3-26. DATA CONTROL

3-27. Data is stored or retrieved from the core matrix by use of the data-loop circuitry. Storage and retrieval actions are somewhat different; these differences are delineated in the following subparagraphs.

3-28. GENERAL. Except for current direction in X and Y lines, addressing is the same for both Read and Write functions. Current direction, however, determines the state of the addressed cores after the operations. During Read operation, all addressed cores are cleared to (or remain cleared in) the ONE state. During Write operation, addressed cores that are not subjected to inhibit current are set to the ZERO state, those cores subjected to inhibit current remain in the ONE state*.

3-29. DATA-LOOP READ OPERATION. Prior to a Read operation, the Data register is cleared by clear signal CLR. The subsequent state

* Set cores represent logic ZERO; cleared cores represent logic ONE.

of a given register latch depends on the state of the core addressed. Addressed cores that are in the ONE state do not affect sense circuits; thus, the Data Register for these bits remains in the ONE state (clear). Addressed cores that are in the ZERO state are cleared and the changing core flux induces a voltage pulse on the sense inhibit line. The pulse is applied to the Sense Amplifier, which is activated by Sense Amp Strobe (SAS), and then transfers the pulse to the set input of the Data Register latch. Data is routed through the output gate, which, enabled by Data Gate signals DAG, transfers ONE bits to interface lines as \overline{DOnn} (low) and ZERO bits as $DOnn$ (high).

3-30. DATA-LOOP WRITE OPERATION. A Write operation always follows a Read or Clear operation. Clear is simply a Read with no Sense Amp Strobe. In Write operation, data is gated through the input gates by Data input Strobe DIST to the set input of the previously cleared Data Register latches. A ONE bit (high) at Data Register input leaves the flip-flop in the clear state; a ZERO bit (low at Data Register input) sets the latch. Output from the Data Register is applied to the Inhibit Driver input logic.

3-31. A ZERO bit (high) from the Data Register disables the Inhibit Driver; thus, the Inhibit Drivers remain inactive, no inhibit current is applied to inhibit lines. The affected core is set to ZERO.

3-32. A ONE bit (low) from the Data Register, in conjunction with Inhibit Timing $INHTn$ and the selected* Inhibit Select signal $INHSn$, activates the selected Inhibit Driver. At the same time, Inhibit Boost Drive signal $INHBD$ momentarily activates the Boost Driver, that connects the power side of the inhibit drive transformers to +VB. The +VB voltage (about +29V) causes the inhibit current waveform to have a fast rise-time; and when the Boost Driver turns off, current is sustained by +15V applied through a diode.

* The stack is divided into two inhibit/sense segments. Only one segment is activated at any one time. Address bit A6 \oplus A14 selects the segment.

3-33. INHIBIT-DRIVER DRIVE CONTROL. Inhibit Drivers require relatively high current. To save power, the Driver input logic must be activated only when the Inhibit Drivers are needed. Drive current for these Drivers is provided by the Inhibit Timing circuit. This circuit is activated by Inhibit Timing signal INHTn.

3-34. Signal INHT is fanned out directly to all Inhibit Drivers but INHT signal is gated by exclusive ORed address bit A14 and A6 ($A14 \oplus A6 = SIA$) to generate Inhibit Select signal INHS1 or INHS2.

3-35. The Inhibit-Driver Control circuit includes a data protection feature. This is the Data Save input. The Data Save signal, \overline{DASA} , is essentially a ground that is activated when a Memory Protect occurs. It is applied through isolation diodes to the resistor-buffered source voltage for the Inhibit circuit. Thus, when \overline{DASA} is active, the circuit is grounded.

3-36. INHIBIT-DRIVE BOOST CONTROL. The Inhibit-Driver Boost Control circuit is a power driver that can supply the high current necessary to drive the Inhibit-Drive Boost circuit. The circuit is activated by the Inhibit Boost Timing signal INBT, and includes the data-save feature. Like the Inhibit Timing circuit, this circuit is disabled by the Data Save signal, \overline{DASA} , when a Memory Protect (MP) occurs. The \overline{DASA} signal grounds the resistor-buffer source voltage to the circuit.

3-37. DATA SAVE. The Data Save circuit is a power driver capable of sinking several resistor-buffered voltage sources to ground. The circuit is activated by Memory Protect signal \overline{MP} , and when active, its output is essentially a ground (\overline{DASA}). Circuits that are grounded by the \overline{DASA} signal are the Inhibit-Drive Control, the Inhibit-Drive Boost Control, and X and Y Core-Array Drive System (see figure 3-3).

3-38. TIMING CONTROL

3-38A. Timing Control Logic can be divided into the following functions: Clock Generator, Clock Counter, Cycle Initiate Logic, Split-cycle Control, Data-In Strobe Control, Cyte Control,

Address Configuration Control, and Data-Output/Data-Available Option Control. Because timing signals are introduced into each function, the Clock Generator and Clock Counter are discussed first.

3-39. Clock Generator

3-40. The Clock Generator is a delayed negative-feedback gate that acts as a pulse generator. When active, all inputs to the Clock Generator are high, causing a low output. This low output is routed through a delay network as negative feedback, switching off the Clock Generator Gate. Output then goes high and remains high until the positive transition propagates through the delay network - the cycle is then repeated.

3-41. Clock Counter

3-42. The Clock Counter is a cascade-type counter that, when activated, generates timing signals per figure 3-5. This Counter normally is enabled with a high input to the first flip-flop. Thus, when activated by clock signals CLK1 and CLK2 applied to alternate latches, a positive step propagates through the counter. Then, as Q16 sets, the $\overline{Q16}$ output disables the counter input gate, (U31-3) which generates a low level that propagates through the counter. In Split-Cycle mode, an output from a SC stop gate U44-8 (STOP), stops the Clock Counter at Q15 time (Split Cycle Control is described later).

3-43. Cycle-Initiate Logic

3-44. Cycle-Initiate Logic includes an Initiate Pulse (\overline{RP}) Input Control circuit, a Memory Busy flip-flop, the Clock Generator (already described) and a Reset Processing circuit.

3-45. Cycle Initiate

3-46. Initiate Pulse \overline{RP} is routed through the RP Accept gate (U52-8) to set the flip-flop (U71/U30). Outputs from this flip-flop activate the Clock Generator and generate the Memory Busy signals,, \overline{MB} and \overline{MEMB} . Signal \overline{MB} is sent to the Processor, and \overline{MEMB} is used as an enable signal for input address signals. The Memory Busy

as follows:

a. The reset signal (\overline{GR} or \overline{MP}) goes high, and must remain high for about 4- μ sec.

b. The Data Save circuit deactivates, enabling the X and Y dc sources.

c. The \overline{RESET} signal goes high, enabling the MP flip-flop.

d. The high \overline{RESET} signal enables the Clock Counter Gate so that when a new cycle is started, the Clock Counter will properly generate its cascade timing signals.

e. The $\overline{RES LOCT}$ signal goes high, allowing the RP lockout Latch to reset if the RP input is high. The next \overline{RP} signal then can initiate a memory cycle.

3-55. Split-Cycle Control

3-56. Split-Cycle Control comprises the SCYL flip-flop (U49-16), WP gate (U47-3), and Split-Cycle Stop gate (U44-8). Split-Cycle signal \overline{SC} is stored in the Split-Cycle flip-flop within the first 100 nanoseconds of the memory cycle. Signal SCYL enables the SC-Stop Gate (U44-8) which at Q15 time generates Split-Cycle Stop signal $\overline{SC STOP}$, to stop the Clock Generator. The SCYL signal also enables the WP gate (U47-8) which at time T12 admits the Write Pulse, \overline{WP} , to initiate the Write phase of the Split Cycle. Then, the Write Pulse, \overline{WPUL} , disables the SC Stop gate, allowing the Clock Generator to continue.

3-57. Data-In Strobe Control

3-58. Data-In Strobe Control logic is used to control access timing for Data-In signals. The circuit does so by determining the timing of Data-In Strobe signal DIST. This circuit accommodates the Data-In Strobe Option (MSOP). When not used, \overline{MSOP} input is left open (high) and Data is strobed in at the normal time (per figure 2-3). When \overline{MSOP} is active (low), Data is strobed in 200 to 300 nanoseconds later than normal. However, in Split-Cycle mode, the Data-In Strobe is dependent on the Write Pulse, \overline{WPUL} .

flip-flop is reset by timing signals Q15/Q16.

3-47. RP Lockout

3-48. The RP Lockout latch is connected to the RP Accept gate U52 input. This latch is activated by timing signals $\overline{Q1}$ (low) and when active applies a disabling low level to the RP Accept gate. When $\overline{Q1}$ goes high (with \overline{RP} high) the RP Lockout Latch resets, discontinuing its lockout effect. The flip-flop feedback to the RP Accept gate keeps further Initiate Pulses locked out until this flip-flop resets.

3-49. Memory Select Lockout

3-50. The RP Accept gate is also used as a Memory-Select lockout element in the RP Input Control circuit. This gate, in effect is a part of a Memory-Select decoder used in a system where more than one Memory Card Assembly is included. Other elements of the decoder are the three Extended Address Inverters, U46. (Refer to paragraph 3-24).

3-51. Reset Processing (figure 3-6)


3-52. Cycle Initiate Logic circuits are reset by a General Reset signal (\overline{GR}) or a Memory Protect signal (\overline{MP}). The \overline{GR} signal can occur any time; but to protect stored data, the \overline{MP} signal must occur before any dc power loss.

3-53. Reset Sequence. With the reception of \overline{GR} or \overline{MP} signal, the following sequence occurs:

- a. The RP Lockout Latch is set by the $\overline{RES\ LOKT}$ signal, preventing the RP Accept Gate from admitting any new RP signals.

- b. After about a 2- μ sec delay, \overline{RESET} signal is generated. This signal resets the Memory Busy flip-flop. If the reset sequence is initiated by an MP signal, the Data Save circuit, after about a 5- μ sec delay, generates Data Save signal \overline{DASA} , which disables all dc sources in the X and Y drive circuits, preventing Memory Stack currents during power up and power down.

3-54. Recovery From Reset. At the end of a reset sequence, Cycle Initiate circuitry recovers in preparation for new memory cycle



NOTE:

- ① DC VOLTAGES INCLUDED AS REFERENCE FOR MP ONLY.
- ② TIME REFERENCES FOR THIS DRAWING ONLY.
- ③ TIME NOTATIONS ARE WITH RESPECT TO TO AND TO. TIMES ARE APPROXIMATE.

Figure 3-6. Reset Timing Diagram

3-59. Byte Control

3-60. Byte Control logic determines mode of operation for each data byte. When Byte Control signal BCLn is high, the memory performs a Read/Restore operation on the applicable byte. When BCLn is low, the memory does a Clear/Write operation on the applicable byte. In Split-Cycle mode the memory does a Read operation on both bytes, then a restore on the byte controlled by BCLn-high, and a Write (new Data) on the byte controlled by BCLn-low. The second operation on both bytes is initiated by the Write Pulse, \overline{WP} .

3-61. Address Configuration Control

3-62. The Memory Card Assembly can be addressed by either of two methods: one for 32K by 20 bits and the other for 64K by 10 bits. Address Configuration Control logic is used to accommodate the Memory Card Assembly to the method used. Configurations are controlled by the state of signals COOP, and AI15. These signals are applied to the Address Configuration Control circuit (see table 3-2).

Table 3-2. Address Configuration Signals

SIGNAL	SIGNAL LEVEL FOR CONFIGURATION	
	32K x 20	64K x 10
COOP	OV (low)	Open (high)
AI15	"don't care"	Optional

3-63. The Address Configuration Control circuit affects the Byte Control circuit, the Data-In Strobe Control circuit, and the Data Gate Control circuit. For 32K x 20-bit configuration, with the COOP signal low, Byte Control output is dependent of the state of Byte Control signals BCL1 and BCL2. Also, the COOP signal (low) causes a high signal to be applied to the D inputs of the Data Gate Control flip-flops. Thus, these flip-flops set when the proper BCLn signal is routed to the C inputs. Output from either of the Data Gate Control flip-flops is routed through the Data Available latch (U35-8/6) to produce the Data Available signal,

\overline{DA} . The "selected" Data gate signal, however, is routed to the appropriate Data Output Gates.

3-64. For 64K x 10 bit configuration, the COOP signal is held high and both Byte Control signals are jumpered together. Under these conditions, the byte is selected by AI15 and mode by BCL1/BCL2. Table 3-3 summarizes control-state and mode/byte relationships.

Table 3-3. Memory Address Extension Data

BCL1	BCL2	AI15	COOP	DIST 1	DIST 2	SAS1 SAS1	SAS2 SAS2	DAG1 DAG1	DAG2 DAG2	MODE/BYTE	CAPACITY
0	0	0	0	1	1	0	0	0	0	CW1/CW2	32K x 20
0	1	0	0	1	0	0	1	0	1	CW1/RR2	
1	0	0	0	0	1	1	0	1	0	RR1/CW2	
1	1	0	0	0	0	1	1	1	1	RR1/RR2	
0	0	0	1	1	0	0	1	0	0	C/W	64K x 10
		1	1	0	1	1	0	0	0		
1	1	0	1	0	0	1	1	1	0	R/R	
		1	1	0	0	1	1	0	1		
NOTE: 0 = Low 1 = High											

3-65. Data-Output/Data-Available Option (TIOP)

3-66. Data Output, DO_{nn} , and Data Available, \overline{DA} , signals are always generated about 300 nanoseconds after Cycle Initiate, \overline{RP} . Normally (without active TIOP signal) DO_{nn} and DA signals remain on the line until the next \overline{RP} . However, when the TIOP signal is active (high), the DO_{nn} and \overline{DA} signals are removed from output lines 300 nanoseconds after their initial appearance.

3-67. The TIOP signal is applied to both the Data Gate Control flip-flop and Data Available gates through the timing control gates to these circuits. The Data Gate Control generates Data Gate signal DAG_n , and sets the Data available latch at Sense Amp Strobe time.

When TIOP is low, the reset of Data Gate Control flip-flop and the Data Available latch depends on Read Pulse \overline{RPUL} or (in Split-Cycle mode) Write Pulse \overline{WPUL} . When TIOP is high, the reset of these two circuits depends upon a timing signal derived from the Clock Counter. This signal occurs 500 nanoseconds after \overline{RP} . The TIOP signal has no effect in Clear/Write or Split-Cycle modes.

SECTION IV
MAINTENANCE

4-1. GENERAL

4-2. This section contains maintenance information for the Memory Card Assembly. Maintenance is divided into preventive and corrective tasks, and supported by tables, illustrations, and engineering drawings.

4-3. PREVENTIVE MAINTENANCE

4-4. Preventive maintenance consists of inspection and cleaning as required. However, these tasks should be done when the Memory Card Assembly MUST be removed for corrective maintenance.

4-5. INSPECTION AND CLEANING

4-6. Whenever a Memory Card Assembly MUST be removed from its card cage for corrective maintenance, inspect and clean as follows:

CAUTION

Circuit board containing core array should never be cleaned except as a factory maintenance procedure. Don't clean core board or expose core array to pressurized air. Memory Card Assembly must be dismantled before cleaning Electronics card. When using pressurized air at 60 psi, hold air nozzle no closer than 2 feet from surface to be cleaned.

- a. Remove Memory Card Assembly from chassis.
- b. Remove screws that hold Stack Card to the Electronics Card; separate the two subassemblies.
- c. Set the Stack Card aside.
- d. Spray the Memory Electronics Card with clean pressurized (60 psi max) air. Keep air nozzle beyond 2 feet from the card.

e. Reassemble Memory Card Assembly.

4-7. PCB CONNECTOR. Only when PCB MUST be removed, inspect PCB connector and clean as required:

- a. Hold assembly with contacts pointed down.
- b. Thoroughly saturate contacts with LPS Instant Contact Cleaner, part number ICC-16 (or equivalent).
- c. Scrub contacts with soft-bristle brush.
- d. Wipe contacts with soft clean cloth.

CAUTION

Contacts are gold plated and easily scratched. Never use eraser or other abrasive material to clean contacts. Also, NEVER use freon as a contact cleaner.

4-8. CORRECTIVE MAINTENANCE

4-9. Corrective maintenance consists of isolating faults within the Memory Card Assembly to the defective components. Most faults can be isolated to a small group of components by dynamic testing, using an exerciser, oscilloscope, volt/ohm/milliammeter (multimeter), digital voltmeter, and extender board. Equipment recommended for this purpose is listed in table 4-1.

Table 4-1. Recommended Test Equipment

TESTER	MANUFACTURER	MODEL
Exerciser	General Purpose	EMSE 8000
Oscilloscope	Tektronix	547
Multimeter	Simpson	260
Extender Board	ENM	926293
Digital Voltmeter	Fluke	8000A

4-10. TROUBLESHOOTING

4-11. Memory faults can be categorized as timing/control faults, data faults, and address faults. Troubleshooting in all categories

is based upon detailed knowledge of pertinent circuit operation. Theory in Section III contains circuit description to help acquire this knowledge. Refer to timing diagrams in Section III, and schematic and assembly diagrams in Section V as required. When a defective component is discovered, replace with exact replacement per parts list in Section V.

4-12. TIMING AND CONTROL FAULTS. Timing and control faults are usually characterized by complete failure to cycle in one or more modes, or failure in all or half the memory addresses or data bits. Failure to cycle is characteristic of a malfunction in the Cycle Initiate and, Mode Control circuits. Failure in all or half the address or data bits is characteristic of Inhibit, Sense-Amp Strobe, and Data-Out Gate Control circuits.

4-13. ADDRESS AND DATA FAULTS. When a fault is discovered in the address or data category, the first step is to locate the address or data bits involved. To expedite the pinpointing of address and data bits, refer to tables 4-2 and 4-3. Table 4-2 illustrates address routing and decoding from Memory Card connector input to X and Y core matrices.

WARNING

Table 4-2 also indentifies X and Y wires associated with various drive and sink decoders. This information is for troubleshooting reference use only. Do NOT attempt to repair core matrix.

4-14. TROUBLESHOOTING CHART. Table 4-3 is designed to pinpoint trouble to within a circuit area from which, with minimal effort, a defective component can be discovered using standard troubleshooting techniques. This table refers to appropriate figures, drawings, and tables which can greatly facilitate troubleshooting. The procedure in table 4-3 requires a suitable exerciser.

Table 4-2. Memory Assembly Troubleshooting Chart

PROCEDURE	INDICATIONS	PROBABLE CAUSE
<p>A. 1. C/W (Clear/Write) all ONES 2. R/R (Read/Restore).</p>	<p>a. All ZEROS read out at all bit positions at all addresses.</p>	<p>a. Faulty Inhibit Timing Control circuit (drawing 928668, sheet 3; drawing 928649).</p>
	<p>b. ZEROS read out at specific bit positions at all addresses.</p>	<p>b. Faulty Inhibit Drivers at bit positions indicated (table 4-2; drawing 928668, sheet 2 & 3; drawing 928649).</p>
	<p>c. ZEROS read out at random bit positions at random addresses.</p>	<p>c. (1) Marginal Inhibit Timing or Inhibit Boost circuit (drawing 938668, sheet 8; drawing 928649). (2) Marginal voltage: +VTH, -VA, or +VB (dwg 928668, sheet 7; dwg 928649). (3) Marginal operation of X or Y Current Source circuit (dwg 928668 sheet 7; dwg 928649)</p>
<p>B. 1. C/W all ZEROS 2. R/R</p>	<p>a. All ONES read out at all bit positions at all addresses.</p>	<p>a. (1) Faulty X or Y Address Decode circuit (dwg 928668 sheets 4, 5). (2) Faulty Inhibit Timing or Inhibit Boost circuit (dwg 927393, sheet 8, dwg 928649). (3) Faulty Sense Amp Strobe Control circuit (dwg 928668 sheet 3; dwg 928649)</p>

Table 4-2. Memory Assembly Troubleshooting Chart (cont).

PROCEDURE	INDICATIONS	PROBABLE CAUSE
	b. ONES read out at specific bit positions at all addresses.	b. Faulty Data Loop at bit positions indicated (dwg 928668, sheet 2 & 3, dwg 928649; dwg 913999).
	c. ONES read out at random bit position at random addresses.	c. (1) Marginal Data Control circuit: Data-In Strobe Control, Sense Amp Strobe Control, Data Gate Control (dwg 927393, sheet 6; dwg 927884) (2) Marginal voltages: +VTH, -VA, +VB (dwg 928668, sheet 7, dwg 928649).
	d. All ONES read out at a specific small group of addresses.	d. Open diode in X or Y diode module per indicated address (table 4-2; dwg 913942; dwg 913949).
	e. All ZEROS correctly read out at a specific small group of addresses; all other addresses read out all ONES.	e. Shorted diode in X or Y diode module per addresses operating correctly (table 4-2; dwg 913942; dwg 913949)
C. 1. C/W worst pattern 2. R/R	a. Random errors occur.	a. (1) Marginal Data Control circuit: Data-In Strobe Control, Sense Amp Strobe Control, Data Gate Control (dwg 928668, sheet 3; dwg 928649) (2) Marginal voltages: +VTH, -VA, +VB (dwg 928668, sheet 7; dwg 928649).

Table 4-2. Memory Assembly Troubelshooting Chart (cont)

PROCEDURE	INDICATIONS	PROBABLE CAUSE
D. 1. C/W Worst pattern Comp 2. R/R	a. Same as C, a.	a. Same as C, a, (1) and (2)

4-15. LOCATING DEFECTIVE CORE-STACK DIODE MODULES. Defective stack diode modules can be isolated by using information per table 4-3, item B, Symptoms d and e. To locate diodes to be checked and replaced, proceed as follows:

- a. Remove screws and washers holding Stack Card in place, and gently disconnect (lift) card from Electronics card.
- b. Refer to component-location drawing 913950 for location of applicable diode module.
- c. Check applicable diodes with ohmmeter.

Table 5-2. Glossary of Mnemonic Terms

TERM	DEFINITION
AI (00-14)	Address In (bits 00 thru 14)
BC (1,2)	Byte Control 1,2 (flip-flop output 1 and 2)
ECL (1,2)	Byte Control Levels 1,2
ECL (1,2)F	Byte Control Levels 1,2 (flip-flop outputs 1 and 2)
CLK (1,2)	Clock 1,2
CLR (1,2)	Clear 1,2
DA	Data Available
DAG (1,2)	Data Gate 1,2
DASA	Data Save
DGC (1,2)	Data Gate Control 1,2 (flip-flop outputs 1 and 2)
DI (00-19)	Data-In 00 thru 19
DIST (1,2)	Data-In Strobe 1,2
DO (00-19)	Data-Out 00 thru 19
EF (1-12)	E-tap False 1 thru 12 (clock counter false outputs)
EQ (1-12)	E-tap Q-output 1 thru 12 (clock counter true outputs)
GR	General Reset
I (0-19)A	Inhibit Drive A, 0 thru 19
I (0-19)B	Inhibit Drive B, 0 thru 19
IED	Inhibit Boost Drive
INET	Inhibit Boost Timing
INHS (1,2)	Inhibit Select 1 and 2
INIT	Inhibit Timing
INHT (1,2)	Inhibit Timing 1 and 2
INTA (00-14)	Internal Address 00 thru 14
LOFT	Lockout
MB	Memory Busy (interface signal)
MBFF	Memory Busy Flip-Flop

SECTION V

DRAWINGS

5-1. GENERAL

5-2. This section contains assembly drawings, parts lists, and schematic diagrams for the MICROMEMORY 3000QD Memory Card Assembly. These drawings are listed in table 5-1 in assembly breakdown order, and are compiled for convenient use. Mnemonic terms used in drawing illustrations are listed in table 5-2.

Table 5-1. Engineering Drawings

TITLE	DRAWING NUMBER
Memory Assembly 32K X 20	928647-001
Memory Card Assembly	929664
Parts List	PL929664-001
Schematic	928668
Stack Assembly	913950
Parts List	PL913950-001
Schematic (sheets 2&#)	913942
Matrix Assembly, (Wired)	913949
Parts List	PL913949-001

5-3. SCHEMATIC REFERENCE CODE

5-4. Sheet tagging references on the schematics are coded by sheet number and zone, and are placed in parentheses. For example, reference (3B5) means that the signal is connected to equipment shown on sheet 3, zone B5. A reference number on sheet 3 will, in turn, refer back to the location of the first reference number.

Table 5-2. Glossary of Mnemonic Terms (Cont)

TERM	DEFINITION
MEMB	Memory Busy (internal signal)
MP	Memory Protect
MS	Memory Select
MS (1-3)	Memory Select 1 thru 3
MSOP	Memory Strobe Option (memory register strobe)
RESDDL	Reset Delayed
RES LOKT	Reset Lockout
RP	Read Pulse (cycle initiate)
RPB	Read Pulse Buffered
RPUL	Read Pulse (internal cycle initiate)
RST	Read Sink Timing
RXBT	Read X Boost Timing
RXD (0-7)	Read X Drive 0 thru 7
RXD (8-15)	Read X Drive 8 thru 15
RXDT	Read X Drive Timing
RYBT	Read Y Boost Timing
RYD (0-7)	Read Y Drive 0 thru 7
RYD (8-15)	Read Y Drive 8 thru 15
RYDT	Read Y Drive Timing
SAS	Sense Amp Strobe
SAS TERM (1,2)	Sense Amp Strobe Terminations 1 and 2
SC	Split Cycle (interface signal)
SCYL	Split Cycle (internal signal)
SKV	Sink Voltage
TDEL	Timing Delayed
TNORM	Timing Normal
TIOP	Timing Option
VA	Voltage A (approximately -5V)
VB	Voltage, Boost (approximately +30V)
VTH	Voltage Threshold (sense amp threshold)
WDT	Write Drive Timing
WP	Write Pulse (finish split cycle interface signal)

Table 5-2. Glossary of Mnemonic Terms (Cont)


TERM	DEFINITION
WPB	Write Pulse Buffered
WPUL	Write Pulse (finish split cycle internal signal)
WST	Write Sink Timing
WKBT	Write X Boost Timing
WKD (0-7)	Write X Drive 0 thru 7
WKD (8-15)	Write X Drive 8 thru 15
WYBT	Write Y Boost Timing
WYD (0-7)	Write Y Drive 0 thru 7
WYD (8-15)	Write Y Drive 8 thru 15
XAI (1-3)	Extended Address In 1 thru 3
XCA (0-15)	X Common Anode 0 thru 15
XCC (0-15)	X Common Cathode 0 thru 15
XS (0-7)R	X Sink 0 thru 7 Read
XS (0-7)W	X Sink 0 thru 7 Write
XSK (0-7)	X Sink 0 thru 7
YCA	Y Common Anode 0 thru 15
YCC	Y Common Cathode 0 thru 15
YS (0-7)R	Y Sink 0 thru 7 Read
YS (0-7)W	Y Sink 0 thru 7 Write
YSK (0-7)	Y Sink 0 thru 7

5-5. REPLACEABLE PARTS

5-6. The parts lists in this section may be used for ordering Memory Card Assembly replacement or spare items. For each parts list item there is an identifying reference designation or item number. Reference designators and item numbers are also called out on corresponding assembly drawings which show the location of each item. Parts can be ordered directly from vendors and may be ordered by commercial or JEDEC numbers.

1. THIS DRAWING IS THE PROPERTY OF THE GOVERNMENT AND IS LOANED TO YOUR ORGANIZATION. IT AND ITS CONTENTS ARE NOT TO BE DISTRIBUTED OUTSIDE YOUR ORGANIZATION. 2. THIS DRAWING IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. 3. THIS DRAWING IS NOT TO BE USED FOR ANY PURPOSE OTHER THAN THAT FOR WHICH IT WAS PREPARED. 4. THIS DRAWING IS NOT TO BE USED FOR ANY PURPOSE OTHER THAN THAT FOR WHICH IT WAS PREPARED. 5. THIS DRAWING IS NOT TO BE USED FOR ANY PURPOSE OTHER THAN THAT FOR WHICH IT WAS PREPARED.

REVISIONS					DATE	APPROVED
REV	AUTH	DESCR	DATE	DESCRIPTION	DATE	APPROVED
				SEE SHEET 7		



NOTES: UNLESS OTHERWISE SPECIFIED

DATE	CODE	QUANTITY	REV	QTY	NO.
D	16224				929664
SCALE	RECORD	SHEET		2 of 2	

electronic memories		HAWTHORNE, CALIF.		CODE IDENT NO.		PL 929664-001		C	
ELECTRONIC MEMORIES & MAGNETICS CORP.		A DIVISION OF		16224		SHEET 2		REV	
PARTS LIST									
NOTE	FIND NO	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	SPEC/SOURCE	CODE IDENT NO.		
	1	1	925806-001	BUSS / STIFFENER					
	2	1	925806-005	BUSS / STIFFENER					
	3	1	929665-001	PRINTED WIRING BOARD					
	4	2	984502-001	EXTRACTOR					
	5	149	984511-001	RECEPTACLE					
	6	A/R	SNG3WRMA-P5	SOLDER		90-5-571			
	7								
	8								
	9								
	10								
	11	79	CK06BX103K	CAP .01 μ F 200V 10%				C3, C56, 80, 12, 13, 14, 15, 17, 20, 22, 26, 27, 29, 30, 31, 32, 37, 39, 41, 43, 44, 46, 49, 52, 54, 57, 59, 64, 66, 67, 75, 76, 79, 80, 82, 83, 91, 92, 93, 96, 103, 105, 108, 110, 111, 112, 114, 116, 117, 121, 123, 125, 132, 135, 136, 138, 139, 141, 143, 144, 147, 152, 55, 157, 165-167, 174, 174, 175	
	12								
	13								
	14								
	15								
	16	2	CK06BX332K	CAP 330 μ F 10%				C68, 71	
	17	2	CK05BX221K	CAP 220 pF 10%				C129, C109	
	18	1	CK05BX330K	CAP 33 pF 10%				C82	
	19	1	CK06BX104K	CAP 0.1 μ F 10%				C83	

electronic memories		HAWTHORNE, CALIF.		CODE IDENT NO.		PL 929664-001		C	
ELECTRONIC MEMORIES & MAGNETICS CORP.		A DIVISION OF		16224		SHEET 3		REV	
PARTS LIST									
NOTE	FIND NO	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	SPEC/SOURCE	CODE IDENT NO.		
	20	7	CK05BX102K	CAP 1000 pF 10%				C40, C47, 77, 78, 90, 123, 177	
	21	6	CK05BX101K	CAP 100 pF 10%				C34, C35, 58, 107, 128, 169	
	22	2	CK06BX152K	CAP 1500 pF 10%				C38, C45	
	23	6	CK05BX331K	CAP 330 pF 10%				C42, 72, 81, 127, 145, 146	
	24	1	CM05ED750J03	CAP 75 pF 5%				C159	
	25	1	CSR13G156KL	CAP TA 15 μ F 50V 10%				C18	
	26	12	999537-001	CAP TIM 4.7 μ F 50V 10%				C28, C62, 101-1001	
	27	1	CM05ED470J03	CAP 47 pF 5%				C104	
	28	50	999525-011	CAP TIM 15 μ F 25V				C4, 9, 11, 16, 19, 21, 23, 24, 33, 36, 48, 51, 53, 55, 56, 60, 61, 63, 65, 85, 99, 95, 99, 100, 101, 102, 106, 113, 115, 117, 118, 120, 122, 124, 131, 137, 140, 142, 151, 153, 154, 156, 158, 162-1002, 170, 173, 178-180, 186, 187	
	29								
	30								
	31								
	32	3	CSR13F685KL	CAP 6.8 μ F 10% 35V				C73, 74, 176	
	33	2	CK05BX681K	CAP 680 pF 10%				C37, 181	
	34	1	CM05ED220J03	CAP 22 pF 5%				C182	
	35	1	CK06BX472K	CAP 4700 pF 10%				C69	
	36	10	912206-A14	DIODE MOD 72258 TYPE				10M1-10DM1	
	37	1	999203-003	DIODE ZENER 6.2V 1N753A				CR44	
	38	1	999208-005	DIODE ZENER 10V 1N961B				CR53	

electronic memories A DIVISION OF ELECTRONIC MEMORIES & MAGNETICS CORP.				HAWTHORNE, CALIF.		CODE IDENT NO. 16224	PL 929664-001 SHEET 4	C REV
PARTS LIST								
NOTE	FIND NO.	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		REFERENCE DESIGNATION	SPEC/SOURCE	CODE IDENT NO.
	39	1	999203-001	DIODE ZENER IN751A		CR 61		
	40	14	999206-001	DIODE		CR 62, 63		
	41					CR 5-13, 15-18, 20-43, 45-52 54, 58, 59, 62-72, 74, 76, 79, 81-105, 107-119		
	42					10CR1-10CR2, 10CR2-10CR3 10CR3-10CR3, 10CR4-10CR4		
	43							
	44							
	45							
	46	2	999101-006	I.C. SN7406		U2, U7		
	47	14	999101-007	I.C. SN7407		U11-10U1, U13, 37, 54, 68		
	48	2	999101-008	I.C. SN7408		U21, U39		
	49	5	999101-038	I.C. SN7438		U10, 12, 14, 17, 29		
	50	9	999101-045	I.C. SN7445		U53, U56, U58, U60, U61, U65, U66, U67, U68		
	51	1	999101-074	I.C. SN7474		U20		
	52	1	999101-075	I.C. SN7475		U49		
	53	1	999101-076	I.C. SN7476		U18		
	54	4	999101-150	I.C. SN74H50		U5, U57, U73, U75		
	55	10	999101-300	I.C. SN74S00		U22, U34, U38, U40, U42, U48, U55, U61, U71, U73		
	56	5	999101-304	I.C. SN74S04		U43, U46, U5, U80, U83		
	57	-	999101-308	I.C. SN74S08		U31, U45, U72, U15		





electronic memories A DIVISION OF ELECTRONIC MEMORIES & MAGNETICS CORP.				HAWTHORNE, CALIF.		CODE IDENT NO. 16224	PL 929664-001 SHEET 5	C REV
PARTS LIST								
NOTE	FIND NO.	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		REFERENCE DESIGNATION	SPEC/SOURCE	CODE IDENT NO.
	58	3	999101-310	I.C. SN74S10		U30, U35, U63		
	59	3	999101-311	I.C. SN74S11		U8, U24, U36		
	60	2	999101-320	I.C. SN74S20		U44, U47		
	61	1	999101-320	I.C. SN74S30		U52		
	62	11	999101-332	I.C. SN74S38		U34, 6, 9, 11, 13, 16, 28, 41, 50, 82		
	63	1	999101-374	I.C. SN74S74		U27		
	64	1	999101-714	I.C. SN74S138		U59		
	65	6	999101-395	I.C. SN74S157		U74, U75, U77, U78, U81, U84		
	66	4	999101-391	I.C. SN74S175		U25, U26, U32, U33		
	67	1	999106-004	I.C. UA711		U85		
	68	1	999110-001	I.C. UA723		U86		
	69	2	999109-001	I.C. UA9602		U22, U62		
	70							
	71							
	72							
	73	1	RC07GF320J	RES. 32 1/4 W 5%		R45		
	74	6	RC07GF2R7J	RES. 2.7 1/4 W 5%		R38, 148, 149, 153, 151, 176		
	75	2	RC07GF3R3J	RES. 3.3 1/4 W 5%		R94, R95		
	76	2	RC07GF470J	RES. 47 1/4 W 5%		R153, 172		

electronic memories <small>HAWTHORNE, CALIF.</small> A DIVISION OF ELECTRONIC MEMORIES & MAGNETICS CORP.				CODE IDENT NO. 16224	PL 929664-001 SHEET 6	C REV	
PARTS LIST							
NOTE	FIND NO.	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	SPEC/SOURCE	CODE IDENT NO.
	77	4	RC076F820J	RES. 82 1/4W 5%	R30, R42, R43		
	78	2	RC076F132J	RES. 1.3K 1/4W 5%	R3, R4		
	79	16	RC076F101J	RES. 100 1/4W 5%	R29, R32, R36, R47, R77, R90, R93, R106, R107, R108, R109, R122, R127, R129, R146, R147		
	80						
	81	1	RC076F121J	RES. 120 1/4W 5%	R141		
	82	9	RC076F151J	RES. 150 1/4W 5%	R5, R146, R172, R173, R174, R175		
	83	11	RC076221J	RES. 220 1/4W 5%	R14, R21, R31, R35, R36, R61, R62, R67, R69, R73, R74		
	84	5	RC076F331J	RES. 330 1/4W 5%	R70, R101, R144, R145, R177		
	85	11	RC076F471J	RES. 470 1/4W 5%	R9, R17, R19, R27, R51, R82, R84, R120, R156, R157, R172		
	86	13	RC076F102J	RES. 1K 1/4W 5%	R6, R8, R10, R12, R13, R14, R16, R49, R20, R23, R33, R40, R51, R60, R62, R58, R59, R71		
	87	5	RC076F152J	RES. 1.5K 1/4W 5%	R53, R54, R71, R139, R140		
	88	3	RC076F182J	RES. 1.8K 1/4W 5%	R1, R2, R69		
	89	18	RC076F222J	RES. 2.2K 1/4W 5%	R48, R55, R56, R61, R65, R66, R71, R74, R75, R78, R80, R83, R88, R24, R25, R30, R35, R36		
	90	1	RC076F302J	RES. 3K 1/4W 5%	R121		
	91	3	RC076F472J	RES. 4.7K 1/4W 5%	R63, R81, R102		
	92	3	RC076F103J	RES. 10K 1/4W 5%	R50, R76, R134		
	93	2	925703-001	RES., ASSORTMENT, LAC SET	R9, R7		
	94	1	RC076F682J	RES. 6.8K 1/4W 5%	R15		
	95						

electronic memories <small>HAWTHORNE, CALIF.</small> A DIVISION OF ELECTRONIC MEMORIES & MAGNETICS CORP.				CODE IDENT NO. 16224	PL 929664-001 SHEET 7	C REV	
PARTS LIST							
NOTE	FIND NO.	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	SPEC/SOURCE	CODE IDENT NO.
	96	7	RC206F100J	RES. 1.0 1/2W 5%	R24, R26, R39, R42, R43, R44		
	97	1	RC206F120J	RES. 1.2 1/2W 5%	R175		
	98	2	RC206F271J	RES. 270 1/2W 5%	R111, R112		
	99	2	RC206F391J	RES. 390 1/2W 5%	R85, R104		
	100	2	RC206F471J	RES. 470 1/2W 5%	R34, R37		
	101	1	RC206F911J	RES. 910 1/2W 5%	R57		
	102	2	RC206F221J	RES. 220 1/2W 5%	R86, R119		
	103	1	RC326F330J	RES. 33 1W 5%	R52		
	104	1	RL07S472G	RES. 4.7K 1/4W 2%	R98		
	105	1	RL07S331G	RES. 330 1/4W 2%	R100		
	106	1	RL07S132G	RES. 1.3K 1/4W 2%	R97		
	107	2	RL07S202G	RES. 2K 1/4W 2%	R69, R72		
	108	1	RL07S392G	RES. 3.9K 1/4W 2%	R22		
	109	1	RL07S512G	RES. 5.1K 1/4W 2%	R68		
	110	2	RL07S682G	RES. 6.8K 1/4W 2%	R89, R92		
	111	1	RL07S223G	RES. 22K 1/4W 2%	R73		
	112	1	RC206F241J	RES. 240 1/2W 5%	R103		
	113						
	114	1	999502-027	RES. WW5.0 2W 1%	R102		

REVISONS					DATE	APPROVED
REV	AUTH	DATE	LIB	DESCRIPTION		
				SEE 341		

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF ELECTRONICS RESEARCH & DEVELOPMENT COMPANY. IT IS TO BE USED ONLY BY THE USER OF THIS DOCUMENT AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND IS SUBJECT TO REVISION WITHOUT NOTICE.







SEE 341.
NOTES: UNLESS OTHERWISE SPECIFIED

SIZE	CODE	DATE	REV	NO.
D	16224			929668
SCALE	REVISION	SHEET 3 OF		

THE INFORMATION CONTAINED ON THIS DRAWING IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS RELEASED UNDER THE PROVISIONS OF EXECUTIVE ORDER 11652, WHICH AUTHORIZES UNLIMITED DISSEMINATION OF THIS INFORMATION. IT IS THE POLICY OF THE AIR FORCE TO MAKE AVAILABLE TO THE PUBLIC THE INFORMATION CONTAINED ON THIS DRAWING TO THE MAXIMUM EXTENT PRACTICABLE AND TO ACCEPT ANONYMOUS REQUESTS FOR INFORMATION FROM THE PUBLIC. FOR MORE INFORMATION CONTACT THE AIR FORCE RECORDS MANAGEMENT CENTER, RANDOLPH AFB, TEXAS 76770-5000.

REVISIONS					DATE	APPROVED
BY	AUTH	ENG	LTR	DESCRIPTION		
				SEE SH1		







SEE SH1.
NOTES: UNLESS OTHERWISE SPECIFIED

REV	DATE	BY	APP	929668
D	16224			929668

929668 A B A

REVISIONS					DATE	APPROVED
REV	AUTH	ZONE	LTR	DESCRIPTION		
				SEE 341		

THE INFORMATION CONTAINED IN THIS DOCUMENT IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS THE PROPERTY OF THE AIR FORCE AND IS LOANED TO YOUR AGENCY. IT IS TO BE RETURNED TO THE AIR FORCE AT THE END OF THE LOAN PERIOD. IT IS TO BE DESTROYED AT THE END OF THE LOAN PERIOD UNLESS OTHERWISE SPECIFIED.



SEE 34A
NOTES: UNLESS OTHERWISE SPECIFIED





DATE	CODE	ORDER NO.	FORM NO.
D	16224		929668
FORMA	REVISION	QUANTITY	PRICE
			\$ 2

929668 1 B A

THE INFORMATION CONTAINED ON THIS DRAWING IS THE PROPERTY OF ELECTRONIC INDUSTRIES A DIVISION OF
 GENERAL ELECTRIC COMPANY. IT IS LOANED TO YOU BY THE COMPANY AND IS NOT TO BE REPRODUCED OR
 TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING,
 RECORDING OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION
 OF ELECTRONIC INDUSTRIES A DIVISION OF GENERAL ELECTRIC COMPANY.

REVISIONS				DATE	APPROVED
REV	AMN	ENR	LTR	DESCRIPTION	
				SEE SH1	

D
C
B
A




SEE SH1.
 NOTES: UNLESS OTHERWISE SPECIFIED

DATE	CHKD	APP'D	ENR	REV
D 16224				329668
SCALE	INCHES			60

929668

REVISIONS				
REV	AUTH	ZONE	DATE	APPROVED
DESCRIPTION				
SEE SHEET 1				



NOTES: UNLESS OTHERWISE SPECIFIED


Q36	Q151	Q152	Q17	Q18	Q19	Q20	Q21	Q22	Q23	Q24	Q25	Q26	Q27	Q28	Q29	Q30	Q31	Q32	Q33	Q34	Q35	Q36	Q37	Q38	Q39	Q40	Q41	Q42	Q43	Q44	Q45	Q46	Q47	Q48	Q49	Q50	Q51	Q52	Q53	Q54	Q55	Q56	Q57	Q58	Q59	Q60	Q61	Q62	Q63	Q64	Q65	Q66	Q67	Q68	Q69	Q70	Q71	Q72	Q73	Q74	Q75	Q76	Q77	Q78	Q79	Q80	Q81	Q82	Q83	Q84	Q85	Q86	Q87	Q88	Q89	Q90	Q91	Q92	Q93	Q94	Q95	Q96	Q97	Q98	Q99	Q100
-----	------	------	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------

929668

D	16224	929668
SCALE	REWORK	SHEET 7 of 7

THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS THE PROPERTY OF THE U.S. GOVERNMENT AND IS LOANED TO YOUR AGENCY; IT AND ITS CONTENTS ARE NOT TO BE DISTRIBUTED OUTSIDE YOUR AGENCY.

REVISIONS					DATE	APPROVED
REV	AUTH	ZONE	LIB	DESCRIPTION		
				SEE SHEET 1		




NOTE: UNLESS OTHERWISE SPECIFIED

REV	CODE	DATE	NO.	QWG	NO.
D	16224			929668	
SCALE					SHEET 8 of 8

929668

THIS INFORMATION IS THE PROPERTY OF ELECTRONICS RESEARCH & DEVELOPMENT, INC. IT IS LOANED TO YOU BY THE U.S. GOVERNMENT AND IS TO BE RETURNED TO THE U.S. GOVERNMENT. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. THIS INFORMATION IS UNCLASSIFIED AND IS IN THE PUBLIC DOMAIN.

REVISIONS					DATE	APPROVED
REV	AUTH	ZONE	LEN	DESCRIPTION		
				SEE SHEET 1		




NOTES: UNLESS OTHERWISE SPECIFIED

REV	DATE	BY	CHK	APP
D	16224			929668
SCALE	RECORD	SHEET 2 OF		

929668

ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. THIS INFORMATION IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. THIS INFORMATION IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE.


REVISIONS				
REV	DATE	BY	DESCRIPTION	APPROVED



Doc No.	16224	929668
Scale		
Sheet		12

ALL DIMENSIONS UNLESS OTHERWISE SPECIFIED ARE IN MILLIMETERS. THE DIMENSIONS OF THE DIMENSIONAL LINES AND SPACINGS ARE TO BE TAKEN FROM THE DIMENSION LINES AND NOT FROM THE CENTER OF THE DIMENSIONED PARTS. DIMENSIONS OF HOLES ARE TO BE TAKEN FROM THE DIMENSION LINES UNLESS OTHERWISE SPECIFIED.

REVISIONS				DATE	APPROVED
REV	AUTH	ZONE	LTR	DESCRIPTION	
				SEE SH 1	



8 7 6 5 4 3 2 1

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF THE UNITED STATES GOVERNMENT AND IS LOANED TO YOU BY THE NATIONAL BUREAU OF STANDARDS. IT IS TO BE REPRODUCED AND TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM THE NATIONAL BUREAU OF STANDARDS.

REVISIONS					DATE	APPROVED
REV	AUTH	ZONE	LTR	DESCRIPTION		
				SEE SH1.		





FIG. NO.	16224	929668
REV.	D	
DATE		7/2

"Y"

REVISIONS				
REV	AUTH	ZONE	LTR	DESCRIPTION
				SEE SHEET 1

THE ASSUMPTIONS MADE IN THE PREPARATION OF THIS DRAWING ARE THAT THE INSTRUMENT SHALL BE USED IN ACCORDANCE WITH THE INSTRUCTIONS AND THAT THE INSTRUMENT SHALL BE USED IN ACCORDANCE WITH THE INSTRUCTIONS AND THAT THE INSTRUMENT SHALL BE USED IN ACCORDANCE WITH THE INSTRUCTIONS.



NOTES: UNLESS OTHERWISE SPECIFIED

REV	CODE	DATE	NO.	REV. NO.
D	16224			929668
SCALE				

929668

A

B

C

D

D

C

B

A

8

7

6

5

4





3

2

1

REVISIONS					DATE	APPROVED
BY	AUTH	ZONE	LTN	DESCRIPTION		
				SEE SH/1		

THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE AND IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. DATE OF DECLASSIFICATION IS INDEFINITE.



SEE SH/1
NOTES: UNLESS OTHERWISE SPECIFIED

DATE	CODE POINT NO.	REV. NO.
D	16224	929668
SCALE	HEIGHT	SHEET 15

929668



THE INFORMATION CONTAINED IN THIS DOCUMENT IS THE PROPERTY OF ELECTRONIC MEMORIES & MAGNETICS CORPORATION. IT IS TO BE USED FOR THE MANUFACTURE OF THE PRODUCTS DESCRIBED HEREIN AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF ELECTRONIC MEMORIES & MAGNETICS CORPORATION.

PART IDENTIFICATION		TABULATED DATA	
PART NUMBER	PART REV.	SEPARATE PAIRS LIST NUMBER	CAPACITY
913950-001	C	PL913950-001	20 BITS
913950-002	B	PL913950-002	18 BITS

PART NUMBER	REV	TABULATED DATA
913950-003	B	PL913950-003 16 BITS
913950-004	A	PL913950-004 20 BITS
913950-005	A	PL913950-005 18 BITS

REVISIONS					
AUTH	DATE	LTN	DESCRIPTION	DATE	APPROVED
EM	12/77	KA	R/W RELEASE		
		XB	REVISED PER DWR		
DWR	5/2/77	XC	ADDED VERSIONS -002 THRU -005	4-27-78	27
		XD	DECAL & NOTE 3 REMOVED; HARDWARE REV.	7/10/78	28
		XE	REMOVED R3 THRU R22; R34 WAS R3/R24	8-19-78	29
		XF	TRACED/REPLACED ALL R/W CHANGES & INITIAL PROD RELEASED	7-27-78	30
		XG	ADVANCED -004, -005 & -003 PREP'RY	7-27-78	31

EM
STACK ASSY 32K X 20
913950



- BOND ITEM 3 TO FRONT AND BACK SIDE OF ITEM 1 USING ITEM 2B.
 - INSTALL ITEM 6 IN ALL "A" CODED HOLES PRIOR TO BONDING SUBSTRATES IN PLACE. CENTRAL SPACERS WILL ACT AS GUIDES FOR POSITIONING OF WIRED MATRIX ASSEMBLY.
 - STRESS RELIEF ALL "X" & "Y" DRIVE TERMINATIONS.
 - POLARITY CONVENTION**
 - INDICATES PIN 1 ON ALL MULTILEAD DEVICES.
 - INDICATES CATHODE END OF ALL DIODES.
 - INDICATES POSITIVE END OF CAPACITOR.
 - FOR SCHEMATIC SEE PARTS LIST.
- NOTES: UNLESS OTHERWISE SPECIFIED

- X WIRE RESISTANCE: 150 OHMS MAX.; 18.0 OHMS MAX. Y WIRE RESISTANCE: 120 OHMS MAX.; 14.5 OHMS MAX. Z WIRE RESISTANCE: 100 OHMS MAX.; 12.5 OHMS MAX.
- INSTALL ITEM 8 IN ITEM 9 PRIOR TO FASTENING IN PLACE.
- DO NOT INSTALL AND PINS IN ROW 900. THESE HOLES ARE USED AS TEST TERMINATION POINTS FOR SENSE WINDINGS.
- APPLY LOCKTITE ITEM 29 TO THREADS OF COVER SCREWS AFTER FINAL TEST. APPLY ITEM 29 TO THREADS AFTER INSTALLING ITEM 5.
- ASSEMBLE AND INSPECT PER ITEM 37.
- INSTALL WIRE LOOP ITEM 12, TWO PLACES. TWIST PORTION AS SHOWN AND SECURE TO ADJACENT COMPONENT LEADS USING ITEM 32.
- TRIM ITEM 13 AS REQUIRED AND LAP SOLDER TO GROUND PLANE AND SUBSTRATE AS SHOWN.
- MAINTAIN SEPARATE SENSE AND INHIBIT PAIRS AND TWIST INTO PAIRS 5 FEET PER INCH MIN. ROUTE BETWEEN PAIRS AND LONG CIRCUIT ETCH AS SHOWN ON SHEETS 2 AND 3 AND SPOT BOND IN PLACE APPROX EVERY 10" USING ITEM 31. ROUTE EXCESS WIRE LENGTH WITHIN BUNDLE NEAR TERMINATION POINT.





PART OR IDENTIFYING NO.		NOMENCLATURE OR DESCRIPTION/MATERIAL		SPEC/SOURCE	CODE	FIG. NO.
913950-001		STACK ASSEMBLY				
CASH NO. & QTY PER ASSY		CONTRACT NO.		PARTS LIST		
SEE PART IDENT BLOCK FOR PART MARKING INSTRUCTIONS		DRAWN: L. TREHER 12-17-76		EMM MEMORY PRODUCTS GROUP ELECTRONIC MEMORIES & MAGNETICS CORPORATION		
DO NOT SCALE DIMENSIONS		CHECKED:		STACK ASSEMBLY		
REMOVE DIMENSIONS FROM DRAWING AND REWORK AS SHOWN ON THE DRAWING		DATE: 5-28-78		SERIAL: 32K X 20 (MAX)		
REWORK ALL DIMENSIONS AND DIMENSIONS SHOWN ON THE DRAWING		PROJ. NO. 15/14		SIZE: CODE Dwg NO. Dwg NO.		
REWORK ALL DIMENSIONS AND DIMENSIONS SHOWN ON THE DRAWING		DATE: 8-21-78		D 16224 913950		
REWORK ALL DIMENSIONS AND DIMENSIONS SHOWN ON THE DRAWING		DATE: 8-21-78		REVISIONS: 1, 2, 3		
REWORK ALL DIMENSIONS AND DIMENSIONS SHOWN ON THE DRAWING		DATE: 8-21-78		SHEET: 1 OF 3		
REWORK ALL DIMENSIONS AND DIMENSIONS SHOWN ON THE DRAWING		DATE: 8-21-78		SCALE: 1:1		
REWORK ALL DIMENSIONS AND DIMENSIONS SHOWN ON THE DRAWING		DATE: 8-21-78		SHEET NO. 1116		

913950

REVISIONS

BY	AUTH	DATE	LTB	DESCRIPTION	DATE	APPROVED
SEE SH1						

THE APPLICANT HEREBY ASSURES THE PROPERTY OF BLACKSTONE RESEARCH & SERVICE CORP. IN CONNECTION WITH THE PRODUCTION OF THIS DOCUMENT AND THE INFORMATION CONTAINED THEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. THIS DOCUMENT IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE.



SEE SH1.
NOTES: UNLESS OTHERWISE SPECIFIED


BASE	CODE	QUANT. NO.	UNIT NO.
D	16224		913950
SCALE	4.5:1	WEIGHT	SHEET 2 OF 3

913950 | G | B

8 7 6 5 4 3 2 1

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF THE AIR FORCE AND IS LOANED TO YOUR AGENCY. IT IS TO BE USED ONLY FOR THE PURPOSES AUTHORIZED BY THE AIR FORCE. IT IS TO BE RETURNED TO THE AIR FORCE AT THE END OF THE LOAN PERIOD. IT IS TO BE DESTROYED AT THE END OF THE LOAN PERIOD. IT IS TO BE DESTROYED AT THE END OF THE LOAN PERIOD. IT IS TO BE DESTROYED AT THE END OF THE LOAN PERIOD.

REVISIONS					DATE	APPROVED
BY	AUTH	ZONE	LTR	DESCRIPTION		
				SEE SH1		





⑦ 16 PLACES

⑨ REF

① REF

③ 2 PLS REF



SEE SH1
NOTES: UNLESS OTHERWISE SPECIFIED

DATE	SCALE	REV. NO.	FIG. NO.
D	16224	913950	
SCALE: 1			SHEET 3 OF 3

913950 G


A

electronic memories <small>HAWTHORNE, CALIF.</small> A DIVISION OF ELECTRONIC MEMORIES & MAGNETICS CORP.				CODE IDENT NO. 16224	PL 913950-001 SHEET 2	J. REV
PARTS LIST						
NOTE	FIND NO.	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	CODE IDENT NO.
	1	1	913944-001	PRINTED WIRING BOARD		
	2					
	3	1	913949-001	WIRED MATRIX ASSEMBLY		
	4					
	5	11	913951-001	FASTENER, MODIFIED		
	6	8	999953-001	SPACER, CAPTIVE - DOUBLE ENDED		
	7					
	8	14	913733-003	SPACER, SNAP-IN		
	9	1	913945-001	COVER, BOTTOM		
	10	1	913946-001	COVER, TOP		
	11	1	913972-001	ANGLE, COVER		
	12	AR	922600-929	WIRE, 26 AWG WHITE		
	13	AR	984512-026	WIRE, SOLID COPPER, TINNED AWG 26		
	14	160	999206-001	DIODE	CR1-CR160	
	15	48	999204-001	DIODE MODULE	U21-U68	
	16	20	921807-003	ICP, SENSE AMP	U1-U20	
	17	10	999551-015	ICP, RESISTOR NETWORK	RMI-RM10	
	18	3	999526-001	RESISTOR MODULE	U69,U70,U71	
	19					

electronic memories <small>HAWTHORNE, CALIF.</small> A DIVISION OF ELECTRONIC MEMORIES & MAGNETICS CORP.				CODE IDENT NO. 16224	PL 913950-001 SHEET 3	H REV
PARTS LIST						
NOTE	FIND NO.	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	REFERENCE DESIGNATION	CODE IDENT NO.
	20	20	CK12BX101K	CAPACITOR, 100 PF, $\pm 10\%$	C10-C29	
	21	9	CSR136824KL	CAPACITOR, .52 MF, $\pm 10\%$	C1-C9	
	22	2	RC07GF221J	RESISTOR, 1/2W, 220 Ω $\pm 5\%$	R1 & R4	
	23	150	1-86147-4	CONTACT, MALE POST - MOD I		AMP
	24	2	RC07GF471J	RESISTOR, 1/4W, 470 Ω $\pm 5\%$	R2 & R3	
	25	8	MS35233-12	SCREW, MACH-PAN HD. 4-40 X 3/16 LG		
	26	8	MS24693-C1	SCREW, MACH-FLT HD. 4-40 X 3/16 LG		
	27					
	28	AR	EMMS9-265	ADHESIVE		
	29	AR	984505-001	LOCTITE		
	30	AR	SN63WRMAP3	SOLDER		QR-S-571
	31	AR	987400	PROTECTIVE COATING MATERIAL		
	32	AR	984506-001	CORD, LACING, BLK - WAXED		
	33	FEF	MTP913950	MANUFACTURING TEST PROCEDURE		
	34	FEF	913942	SCHEMATIC DIAGRAM		
	35					
	36					
	37	FEF	984100	WORKMANSHIP STD		

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF ELECTRONIC MEMORIES & MAGNETICS CORP. IT IS TO BE KEPT CONFIDENTIAL AND NOT TO BE DISCLOSED TO ANY OTHER PERSON OR ORGANIZATION WITHOUT THE WRITTEN PERMISSION OF ELECTRONIC MEMORIES & MAGNETICS CORP.

REVISIONS						
REV	AUTH	ZONE	LR	DESCRIPTION	DATE	APPROVED
			KA	INITIAL PROTOTYPE RELEASE	2-12-5	
			MS	XYDRINE DIAL REV. DIM. M.L. REV. AND W.D.R. REV.	7-17-5	
	LINK 3632		C	INITIAL PROD RELEASED	2-26-6	AB



- 1. ALL RESISTORS ARE IN OHMS, ± 5%, 1/8 W.
- 2. RESISTOR MODULES U63, U70 & U71 ARE 999526-001.
- 3. DIODE MODULES U21 THRU U68 ARE 999204-001.
- 4. ALL CAPACITORS ARE 100 pF, ± 10%.
- 5. ALL DIODES ARE 999206-001.
- 6. RESISTOR VALUES NOT REFERENCED DESIGNATED ARE CONTAINED IN RESISTOR MODULE 999551-014. RESISTANCE VALUES ARE IN OHMS.
- 7. BIT CIRCUITS A1 THRU A6 ARE IDENTICAL WITH THE EXCEPTION OF SAS ON BIT CIRCUIT A6.
- 8. FOR CIRCUIT CARD ASSEMBLY SEE 913950.


NOTES: UNLESS OTHERWISE SPECIFIED

DASH NO & QTY PER ASSY		NOTE	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION/MATERIAL	SPEC/SOURCE	CODE	FIELD
03	02	01					
PART REV LETTER		NO USE SCALE DRAWING		CONTRACT NO.		PARTS LIST	
		1. SHOW TOLERANCE PER DRAWING 100 2. DIMENSIONS ARE UNLESS OTHERWISE SPECIFIED 3. DIMENSIONS ARE UNLESS OTHERWISE SPECIFIED 4. DIMENSIONS ARE UNLESS OTHERWISE SPECIFIED 5. DIMENSIONS ARE UNLESS OTHERWISE SPECIFIED 6. DIMENSIONS ARE UNLESS OTHERWISE SPECIFIED 7. DIMENSIONS ARE UNLESS OTHERWISE SPECIFIED 8. DIMENSIONS ARE UNLESS OTHERWISE SPECIFIED 9. DIMENSIONS ARE UNLESS OTHERWISE SPECIFIED 10. DIMENSIONS ARE UNLESS OTHERWISE SPECIFIED		DESIGN L. KELLOGG 2-12-5 CHECK J. KELLOGG 7-14-5 ENG. J. KELLOGG 7-14-5 PROJ. ENGR. J. KELLOGG 2-21-6 PROD. DESIGN. J. KELLOGG 2-21-6		electronic memories MANITOWNE, CALIF. ELECTRONIC MEMORIES & MAGNETICS CORP. SCHEMATIC DIAGRAM STACK ASSEMBLY 32K x 20	
913950						D 16224	913942
DATE	NEXT ASST	USED ON	APPLICATION	APPROVALS	SCALE: NONE	DRG NO	SHEET 1 of 5
							1112

913942

NOTES: UNLESS OTHERWISE SPECIFIED

DATE: 9/30/62
 D 16224
 913942



BIT CIRCUIT A1
 BITS 0 & 1

REVISIONS

NO.	DATE	APPROVED	DESCRIPTION
1			SEE SHEET 1


9/30/62

C

D

1 2 3 4 5 6 7 8

REVISIONS					DATE	APPROVED
OFF	AUTH	ZONE	LEN	DESCRIPTION		



'Y' AXIS DIODE DECODE




NOTES: UNLESS OTHERWISE SPECIFIED

REV	CODE	DATE	BY	CHKD	NO.
D	16224				913942
SCALE	HEIGHT	SHEET		3	


913942

THE INFORMATION CONTAINED ON THIS DRAWING IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS THE PROPERTY OF THE UNITED STATES GOVERNMENT AND IS LOANED TO YOUR AGENCY. IT AND ITS CONTENTS ARE NOT TO BE DISTRIBUTED OUTSIDE YOUR AGENCY. IT IS TO BE RETURNED TO THE SOURCE OF ORIGIN UPON THE COMPLETION OF YOUR ASSIGNMENT. IT IS TO BE DESTROYED UPON THE COMPLETION OF YOUR ASSIGNMENT. IT IS TO BE DESTROYED UPON THE COMPLETION OF YOUR ASSIGNMENT.


REVISIONS					DATE	APPROVED
NO.	DATE	BY	CHKD.	DESCRIPTION		
SEE SHEET 1						



TYP BITS 1, 3, 5, 7, 9, 11, 13, 15, 17 AND 19
POLARITY IDENTIFICATION FOR
INHIBIT LEADS NOT REQUIRED



TYP BITS 0, 2, 4, 6, 8, 10, 12, 14, 16 AND 18
POLARITY IDENTIFICATION FOR
INHIBIT LEADS NOT REQUIRED



NOTES: UNLESS OTHERWISE SPECIFIED

NO.	CODE	REV. NO.	REV. NO.
D	16224	9/3949	
SCALE	RECHT	SHEET	2 of 2

electronic memories A DIVISION OF ELECTRONIC MEMORIES & MAGNETICS CORP.		HAWTHORNE, CALIF. CONTRACT NO. S.O. NO.		CODE IDENT NO. 16224		PL913949-001 SHEET 1 of 2		C REV																
DESIGNED BY DRAWN BY CHECKED BY APPROVED BY		DESIGN NO. DATE PARTS LIST		D NO. 1110 D NO.		WIRED MATRIX ASSY, QUAD DENSITY - 32K X 20																		
REVISIONS																								
EFFECTIVITY	AUTH	LTR	DESCRIPTION																	BY	DATE	APPR		
DWR 3577		1A	INITIAL PROTOTYPE RELEASE																	RJR				
		1B	ITEM 4 WAS 18-105 CORE																	E	11-15-74			
	DWR 3633	C	INITIAL PROD RELEASED																	W-T	2-25-76	RD 16		
REVISION	C	C																						
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24

electronic memories A DIVISION OF ELECTRONIC MEMORIES & MAGNETICS CORP.		HAWTHORNE, CALIF. M3000/3220 QUAD DENSITY 32K X 20 STK		CODE IDENT NO. 16224		PL913949-001 SHEET 2		C REV		
PARTS LIST										
NOTE	FIND NO	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION				REFERENCE DESIGNATION	SPEC/SOURCE	CODE IDENT NO.
	1	1	913947-001	SUBSTRATE - BOTTOM						
	2	1	913948-001	SUBSTRATE - TOP						
	3	REF	913953	CORE PATTERN DIAGRAM						
	4	255, 366	935018-103	CORE, 18 MIL						
	5									
	6	AR	985700/41/1/2	MAGNET WIRE 44 AWG				X & Y		
	7	AR	985700/41/1/2	MAGNET WIRE 41 AWG				S/I		
	8									
	9	AR	984513-001	TAPE, SILICONE RUBBER						
	10	AR	928386-001	STRIP, WIRE GUIDE				APPROX 63 INCHES		
	11									
	12	AR	EMMS 9-265	ADHESIVE						
	13									
	14	AR	EMMS 7-303	HINGE - TAPE, 212 GLASS CLOTH				3/8" WIDE		
	15	REF	984100	WORKMANSHIP STD						
	16									
	17									
	18									
	19									