

Slave mode

Slave mode operation includes 2 separate functions: DATA IN & DATA OUT. These modes will be explained separately. These functions are used for loading and reading the internal registers from the UNIBUS. The registers and functions available are as follows:

Register Description	UNIBUS Address	Comments
Look Ahead Register RCLA	777440	Read Only
Disc Address Register RCDA	777442	Read/Write
Disc Error Status Register RCER	777444	Read Only
Command & Status Register RCCS	777446	Read/Write
Word Count Register RCWC	777450	Read/Write
Current Address Register RCCA	777452	Read/Write
Disc Address Extension Register RCEX	777454	Read/Write

DATA in mode uses UNIBUS signals CO, CI, ADDRESS 0-17, DATA 0-15, MSYN, SSYN in the following relationship (Ref. DEC UNIBUS THEORY OF OPERATION).

1. Address is asserted, CO+CI ARE UNASSERTED
2. 150ns^{MIN} LATER MSYN IS ASSERTED
3. upon receiving MSYN the controller asserts SSYN AND DATA 0-15
4. 75ns^{MIN} LATER MSYN IS REMOVED
5. REMOVAL OF MSYN CAUSES THE CONTROLLER TO REMOVE SSYN AND DATA 0-15
6. 75ns^{MIN} LATER ADDRESS IS REMOVED WHICH COMPLETES THE CYCLE

This sequence transfers the contents of a register specified by ADDRESS 0-17 to the UNIBUS without disturbing the contents of the register. A simplified schematic and timing diagram of this operation are shown below






Figure 1-4 DATI and DATIP Timing Diagram

NOTE
R = Receiver
T = Transmitter (Driver)

The ACTUAL CIRCUITRY TO PERFORM DATA IN FUNCTION IS DESCRIBED BELOW (REF ~~SCHEMATIC~~ SCHEMATIC)


ADDRESS RECEIVERS U4, U17, U32 AND U46 (8838) ARE USED TO TRANSLATE THE UNIBUS ADDRESS LINES TO TTL COMPATIBLE SIGNAL LEVELS. A4-A17 ARE DECODED THROUGH THE ADDRESS JUMPER PLUG* U44 (7409), U69 (74260) AND U45 (74133) TO GENERATE "ADDR". ADDR INDICATES THAT THIS DEVICE IS SELECTED TO PERFORM SOME FUNCTION (0=TRUE). TYPICAL ADDRESSES ALLOWED BY THE JUMPER PLUG ARE 777000 THRU 777760, 777440-777454 ARE NORMAL. A1, 2 & 3 ARE CONNECTED THRU () TO THE MULTIPLEXER SELECTOR INPUTS (U5-U12, U19-U26) WHICH SELECT THE REGISTER TO BE PRESENTED TO THE INPUTS OF THE BUS DRIVERS (U13, U14, 27 & 28). THIS CONDITION PREVAILS UNTIL MSYN IS RECEIVED FROM THE UNIBUS. MSYN IS RECEIVED BY U15 (8838) AND DECODED BY (U59, 23 & 1) TO GENERATE SSYN WHICH IS TRANSMITTED BY U75 (8838) AND IS ALSO GATED WITH C1 (7409-U44) TO FORM SIGNAL "DDEN". DDEN ENABLES THE DATA BUS DRIVERS U13, U14, 27 & 28 TO TRANSMIT DATA TO THE UNIBUS. THIS CONDITION REMAINS UNTIL MSYN IS REMOVED, NEGATING SSYN WHICH NEGATES DDEN. THIS COMPLETES THE DATA IN CYCLE - ONCE MSYN IS REMOVED "ADDR" DOES NOTHING

* EXACT WIRING OF JUMPER PLUG IN INSTALLATION SECTION



Interrupt Mode


Interrupt mode is used to indicate to the Unibus that a specific function has been completed. This mode is under software control in that bit 6 of the RCCS register permits this function. In order to accomplish an interrupt, bus master must be transferred to the controller which can then place the interrupt vector on the data bus. Below is a timing diagram showing signals and relationships.





ACQUIRING BUS MASTER

(Ref Schematic Page 2)


Interrupt is enabled by $RCCS_0$ and $RCCS_6$. This occurs on completion of a function (read, write or write check) or by program control (example clear $RCCS_0 + 6$ then set $RCCS_6$). The sequence of operation is as follows: Flips U_{02} are held reset by IR_8 ($CS_0 - CS_6$). When IR_8 becomes true gate U_{70-6} becomes asserted. When BG_{in} becomes asserted, flip U_{02-9} becomes set changing the input of the 2-4 line decoder U_{83} (74139) from IS_8 to IS_6 . IS_6 is used to assert "SACK" (U_{55-1}) and also inhibit BG_{oot} (U_{55-13}). When $BG, BSY, + SSYN$ become asserted, gate U_{01-12} clocks U_{02-5} which generates IS_3 . IS_3 causes "INTR" (U_{70-3}) and also CA uses the multiplexer address inputs to become "6" for $U_{7-12} + U_{21-26}$ and to become "2" for $U_{5,6,19+20}$. It also causes $DDEN$ to transmit data (interrupt vector as defined on the interrupt vector jumper plug). Once $SSYN$ is received U_{02-9} is reset which removes "INTR" and disables data bus drivers. This locks up the circuitry until IR_8 becomes "0", after which the cycle can be repeated if IR_8 becomes true ("1").




Interrupt Vector Transfer



Data out mode - Data out mode uses the same UNIBUS signals as data in. The difference is that C0 and C1 are different, i.e., C1 is asserted and C0 determines if data out is a byte or word transfer, i.e., C0 asserted is byte transfer, C0 unasserted is word transfer. Address bit 0 determines upper or lower byte if C0 is asserted - A0 asserted transfers D0-15, A0 unasserted transfers D0-D7. A simplified schematic and timing diagram is shown below for word transfers.



NOTE:
R=Receiver
T=Transmitter (Driver)



ACTUAL IMPLEMENTATION IS AS FOLLOWS (REF SCHEMATIC PAGE 4): ADDRESSING IS ACCOMPLISHED THE SAME AS DATA IN (U4, U1, U2, U3, U6 WITH U45, U44, U69 ADDRESS Pk). C1 IS ASSERTED ENABLING U2 AND U3 AND DISABLING U44 (4,5-76). IF C0 IS ASSERTED, U2 OR U3 ARE SELECTED BY A0 (A0 ASSERTED ENABLES U3, A0 UNASSERTED ENABLES U2). MSYN ASSERTED COMPLETES THE ENABLING AND U2,3 OUTPUTS GO LOW SETTING THE APPROPRIATE REGISTER SELECTED BY A1,2,3. MSYN REMOVED COMPLETES THE TRANSFER.

DMA (Direct Memory Access) mode is the normal functional mode and will be discussed in the following format: 1. Common Circuitry 2. Specific Register functions 3. Read mode 4. Write mode 5. Write check mode 6. Error Generation

1. Common Circuitry - The circuitry common to all DMA functions is:

1. RCLA Register - ⁸⁰¹U29+30 with Jumper Plug U28 - U29+30 are reset with the origin mark from the disc and incremented with the sector mark, the U28 Jumper Plug is used to determine the interlace factor, exact wiring of the Jumper Plug is defined in the installation section.

U26+27 are comparators (7405) and connected to RCLA Register via the Jumper Plug and the RCDA Register to generate "SCMP" when RCLA = RCDA if no errors have occurred. SCMP is a signal that is true during the sector selected by RCDA. RCLA bits 0-7 are also connected to the data bus multiplexer.

2. RCDA Register - ⁸⁰¹U6, 7, 8, +9 - The RCDA Register is used to determine the disc address of a transaction. RCDA 0 - RCDA 7 are connected to the comparators U26, 27 to determine the sector address and RCDA 8 - RCDA 12 are used to determine the track address (lower 5 bits of TAO-4).

RCDA 8 - RCDA 12 are connected to bus drivers to control TAO-4 respectively. RCDA is loaded by the unibus at the start of a transaction and incremented by the end of a disc command (read, write) "DCMD".

RCDA is cleared by "Init" which is a bus originated signal used to initialize (reset) peripheral equipment. RCDA bit 12 is used to increment the RCX Register. RCDA 0-12 is also connected to the data bus multiplexer.

3. REER Register - This register consists of bits 4, 5, 12, 14, +15 and are used to determine status of operation. This register will be explained further in read, write, + write check modes. The REER Register is an integral part of the control logic and is cleared by the start of an operation.

4. RCCS Register - The RCCS Register consists of bits 0-8 + 10-15 (no bit 9). Bits 0-8 are program settable, bits 10-15 are not. This register is an integral part of the control logic and will be explained further in specific modes (read, write, write check). Bits 4 and 5 are extension bits of the RCCA Register. RCCA 15 negative transition is the clock.

Bits 4 + 5 are used to generate bits 16 + 17 respectively of the address bus drivers.

5. RCWC REGISTER - (033, 35, 37, 39-022) The RCWC REGISTER IS USED TO DETERMINE THE NUMBER OF WORDS TO BE TRANSFERRED TO OR FROM THE DISC(S). THIS REGISTER IS CLEARED BY "INIT." AND LOADED BY THE UNIBUS. IT IS INCREMENTED BY A CONTROLLER ORIGINATED UNIBUS TRANSFER (MS). RCWC BIT 15 (WC15) IS USED TO SET "WCOF" (WORD COUNT OVERFLOW) TO INDICATE END OF TRANSFER.

6. RCCA REGISTER - (034, 36, 38, 40-022) The RCCA REGISTER IS USED TO DETERMINE THE MEMORY ADDRESS OF A DATA TRANSFER. THIS REGISTER IS CLEARED BY "INIT." AND LOADED BY THE UNIBUS. IT IS INCREMENTED BY THE END OF A UNIBUS OPERATION (CONTROLLER ORIGINATED). BIT 0 IS NOT IMPLEMENTED ALLOWING ONLY EVEN ADDRESSING. RCCA BIT 15 (CA15) IS USED TO INCREMENT RCCS BITS 4+5 WHICH MAKE ADDRESS BITS 16+17 RESPECTIVELY. (OUTPUT)

7. RCX REGISTER - (05, 14, 23, 25, JUMPER PLUG U24, GATES U11-14, 10, U33-8, U15-3, 402) THIS REGISTER IS AN EXTENSION OF THE DISC ADDRESS REGISTER (RCDA). RCX BITS 0, 1, 2 ARE USED TO GENERATE BITS 5, 6, 7 RESPECTIVELY OF THE DISC TRACK ADDRESS BUS. EX3+4 ARE USED TO GENERATE SEL0-3 OF THE DISC SELECT BUS. U23, JUMPER U24, + U25 ARE USED TO DETERMINE THE NUMBER OF TRACKS PER DISC FOR EACH OF UP TO 4 DISCS IN 32 TRACK INCREMENTS. GATES U11-10, U2-6, + U33-8 ARE USED TO CLEAR EX0-2 WHEN CHANGING THE DISC SELECT BUS. IF THE DISC SELECT INCREMENTS PAST 3, ER5 IS GENERATED TO STOP ANY FURTHER TRANSFERS. THIS REGISTER IS CLEARED BY "INIT." AND LOADED BY THE UNIBUS. IT IS INCREMENTED BY RCDA BIT 12.

8 DMA AND BUS INTERFACE CIRCUITRY

1. BUS INTERFACE CIRCUITRY COMPOSES OF 3 PARTS: DATA BUS INTERFACE (U13, 14, 27), ADDRESS BUS INTERFACE (U4, 17, 32+46), AND CONTROL INTERFACE (U1, 15+25). THE DATA BUS INTERFACE TRANSLATES DATA IN TO FORM DO-D15 AND DATA OUT AS SELECTED BY THE DATA MULTIPLEXER CIRCUITRY (U5-12, U19-26). DATA OUT IS GATED WITH "DDEN" WHICH IS GENERATED IN SLAVE MODE BY (U44-6), IN INTERRUPT MODE BY IS3 (U29-8), AND IN DMA MODE BY NP3 (U57-8).

THE ADDRESS BUS INTERFACE TRANSLATES ADDRESS IN TO FORM A0-A17 WHICH IS DECODED (U31, 44-8, 45, +69) TO GENERATE "ADDR". THIS IS USED IN SLAVE MODE ONLY. ADDRESS OUT (RCCA) IS GATED BY NP3. (NP3 WILL BE EXPLAINED LATER).

THE CONTROL INTERFACE IS USED TO INTERFACE CONTROL SIGNALS (C0, C1, MSYN, SSYN, BOSX, NPR, NPG, BRPBG) TO THE UNIBUS. THE FUNCTION OF THOSE SIGNALS WILL BE EXPLAINED THROUGHOUT THE TEXT.

2. DMA MODE UTILIZES THE BUS INTERFACE CIRCUITRY TO TRANSFER DATA TO OR FROM THE UNIBUS. THIS IS ACCOMPLISHED BY ACQUIRING BUS MASTERSHIP AND THEN INITIATING THE DATA TRANSFER. BUS MASTERSHIP IS ACQUIRED BY FIRST SETTING NPR (NON-PROCESSOR REQUEST) (U70-8) WHICH IN TURN ASSERTS NPR ON THE UNIBUS.

The UNIBUS Replies with NPG (GRANT) (U75-4). This is inverted (U76-4) and clocks the flip (U84-9) setting it to a "1" which in turn generates NP1 (U83-11) which inhibits NPGOUT (U55-4). This condition prevails until BSY and Ssyn are removed. This action clocks the flip PR (U84-5) which releases NPGOUT and asserts BBSY (U74-3, U75-15). Bus MASTERSHIP is now obtained. NP3 (~~CONTROL~~) is used to gate address and CI to the UNIBUS. IT ALSO STARTS THE MASTER/SLAVE TRANSFER - THIS WILL BE DISCUSSED LATER. DATA TO OR FROM THE UNIBUS IS DETERMINED BY RCCS BIT 2 (1=TO, 0=FROM). If RCCS 2 is "1" then DDEN is enabled and the DATA MULTIPLIER is forced to "7" (U57-8, U29-8, U57-3, U16-3, U74-10, U16-8, U59-13, U116). This places buffer data on the BUS. To receive data from BUS, shift register (U48, 50) is enabled by "RD" and clocked by "SRC" which is generated by ^{the} MASTER/SLAVE TRANSFER CIRCUITRY.

The MASTER/SLAVE TRANSFER CIRCUITRY uses NPR& Flip (U11-U53-9) and a series of timers (U71-3, 6, 8, 11; U72-2, 4, 6, 12). NP3 places address on the UNIBUS (DATA ALSO IS TRANSFERRED TO THE BUS). The first delay is caused by [U73-3, U72-2] which is 250 NS in duration. When this occurs, MSYN is asserted to the UNIBUS and timer [U71-6, U72-4] is enabled. This timer is 200 NS and if it occurs (SNEM), this is interpreted as no response from the UNIBUS (NON-EXISTENT MEMORY) AND TERMINATES THE TRANSACTION (SDONE). If Ssyn is received from the UNIBUS, timer [U71-11, U72-12] is enabled and occurs 75 NS later. This removes MSYN from the UNIBUS and enables timer [U71-8, U72-6] which when timed out (SN) resets NPR&, terminating the transaction. SRC is derived from MSYN and Ssyn to clock the buffer input register (U48, 50, 51, 54) for data in transactions.

9. Memory (U61-63) The memory is organized in 16x32 BIT STRUCTURE. The input is [U43, 50, 52, 54] which can be in serial or parallel form. The memory outputs to latches (U47, 49, 51, 53) and to shift register (U77, 80). Memory control originates on the control board and will be discussed in Read, Write & Write Check modes of operation.

10. Disc Bus Interface Circuitry - The Disc Bus differs from the UNIBUS in that all signals are not uni-directional. Gates (U10-3, 6, 8, 11, U1-3, 6, 11, U4-6, 8, 11, U18-8) are used to select track and disc. Disc outputs are buffered by (U20-3, 5, 1, U22-3, 9, U32-3, 11), (U18-3, 6, 11, U4-3) provide the rest of the disc inputs. These signals are all terminated on the control board. All outputs to disc are disabled when the controller is in an idle state.

11. Disc Counter (U43, 44, 45) The Disc Counter is used to keep track of data coming off from going to the disc. "LDC" starts the counter at the "sector" (selected) and the counter steps when the appropriate (528) number of bits are detected (TO/SPIN). GATE (U60-9, U7-4) accomplish this. CS3 (ABORT) forces the disc counter to "0" stopping all disc transactions.

12 DMA COUNTER (U5, 53). The DMA Counter is used to keep track of PAGE DATA TO BE FROM THE UNIBUS. IT IS ENABLED WITH "CMR0CMR0" AND STOPS AT "32" (116). CS0 (ABORT) FORCES THE DMA COUNTER TO "0".

13. Sector Comparator (U26, 37). The Sector Comparator Provides Signal "SCMP" When The Selected Sector (Contents of The RCDA Register) Compares with The Actual Sector (Contents of The RCLN Register) Providing No Error Condition Exists. "SCMP" is used to initiate Disc Transactions.

Read, Write, Write Check: These modes utilize Common Circularity as explained previously. In order to enter these modes ~~the~~ the registers RCCA, RCDA, RCEX, and RCOV must be loaded with appropriate information. Once this is done RCOV is loaded with the proper command (Read, Write, Write Check) which clears the RCEX register and RCCS bits 15-18 and initiates the desired function.


The function initiation is controlled by the Sequence Counter (U07, 53, 14) which uses "SCMP" and various states of the DMA Counter (U07, 53) and Disc Counter (U07, 12). RCOV bits 12 determine the function to be performed.

The following explanation assumes that RCCA, RCDA, RCEX, and RCOV are properly loaded, no error condition exists, and the RCOV loaded register information is Write - since the RCOV register is loaded the Sequence Counter RCOV bit 12 (U07, 12), this causes COUNT 0 to jump to 1. If RCOV bit 12 (U07, 12) is enabled, setting the Disc Counter to 000010 (bits 1-6), STB (15) enables GNC (U33-3) which in turn enables (U34-6) causing NPR& which causes a data transfer from the UMIBs. This transfer process is one word at a time. Transfer continues until N6 goes low (30 words), N7 goes HI (1) which goes low which allows the Sequence Counter to increment to 2 (U07 AT COUNT 2). The Sequence Counter waits for SCMP when SCMP is done the Sequence Counter generates "1" which sets the Disc Counter to 1111000 which in turn enables "ENA" (U06-4). ENA stays 1 until S23 checks sector decoder of the Disc Counter generates "write" command to U06 (U06-5). Data to be written is generated in the following manner. The memory address lines are controlled by (U02, 55) and (U3-6). During STB (15) the memory is addressed by the Disc Counter, data is parallel loaded during STB time and clocked by CLK which is write mode's write phase. From the Disc the Shift Register (U07, 56, 63) is gated with CMC to the Disc. The Disc Counter generates "CEN" which shifts out 73 Device Serials at the end of 32 words transferred.


Once a word has been transferred to the Disc (110000 HI). The Sequence Counter loads "SMB" to the Disc Counter (00000120) which allows the bypass (U01, U51) to control the DMA Request (NPR&). This permits continuous filling of the memory after a word has been written. This process stops after word count overflow (WCOF) becomes true indicating end of transfer. Stop (U50-9) is used to reset RCOV at the end of the sector that word count overflow occurred (next sector). Note that if partial sector data is in the buffer, the entire sector will be written. The filling data will be in previous sector data.


2. READ: The Sequence Counter is reset by LDCS1 which increments to 2 (CS1-1) and waits for SCMP. Once SCMP is received LDC is generated which sets the Disc Counter to 1111111100 which enables "ENA" and also enables RD which generates "Read Command" to the Disc A/D. Selects the Read Clock for CLK1 (045), when the Read Clock is received from the Disc, the Shift Register (043, 042, 041, 040) (also enabled for Serial mode by "RD") shifts in DATA from the Disc. The Disc Counter increments and the Sequence Counter generates "SMB" which allows the DMA transfer to occur. This continues until 32 (16bit) words are received. Then "CRC" is generated and checked. Input Data are compared (013-1). CRC is checked by (034-5) and the fall out edge of "ENA" causes the RD to reset. The shift register output is sent to the DMA and the configuration is the same as follows.

3. Write Check: Sequence Counter reset by SMA generated by SCS01. CS01-17 occurs. Sequence Counter waits for SCMP. SCMP generated by LDC which generates "RD" and waits for Read Clock. DATA is loaded from memory as a write mode and is compared (043-5) with the data from the (056-9). Process continues until word which resets CS01 (same as write).




WRITE CHECK MODE TIMING






WRITE Mode Timing



READ MODE Timing




DISC SIGNALS


SEQUENCE COUNTER OPERATION

DISC COMMAND TIMING


Single Sector Write



MULTIPLE SECTOR WRITE




INTER-SECTOR TIMING




write


Single Sector Write Check



MULTIPLE Sector Write Check




Inter-Sector Timing




Write Check


SINGLE
SECTOR
READ



MULTIPLE
SECTOR
READ



INTER-
SECTOR
TIMING



READ