

REV NO.

TITLE INFORMATION SPECIFICATION

BYTE INPUT-OUTPUT MODULE

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

(32-023A12)

BYTE INPUT-OUTPUT MODULE

REVISIONS

AI

Description

This is a general purpose fully buffered interface module, for reading and writing bytes of data to a byte orientated device.

The module provides:

8 data output lines, each with a storage flip flop. The data lines may be updated by executing a 'Write Data' instruction.

8 data input lines, which may be read in by executing a 'Read Data' instruction.

8 control lines, each with a storage flip flop, which may be updated by executing an 'Output Command' instruction.

8 sense lines whose status may be read by executing a 'Sense Status' or an 'Acknowledge Interrupt' instruction.

1 Priority Interrupt line, which when acknowledged by an 'Acknowledge Interrupt' instruction, automatically transfers the device number of the module to the general register specified by the 'Acknowledge Interrupt' instruction.

1 Interrupt Acknowledge line to the device to let it know that an int. has been acknowledged.

Interface Specifications:

Output Signals

Logical zero is  $0V \pm 0.5V$  at 12mA  
 Logical one is  $5V \pm 0.5V$  at 0.5mA  
 Acknowledge Interrupt pulse width 1.0 $\mu$ S

Input Signals

Logical zero is  $0V \pm 0.5V$  at 1.2mA  
 Logical one is  $5V \pm 2V$  at 0.0 mA  
 The interrupt line requires a positive going input pulse of at least 0.5 $\mu$ S width up to a D.C. level

Programming Notes

1. Strap options allow for any device number up to 256.
2. Data can be transferred to the module by Write Data (WD) instructions:  
**WD R1, R2 OR ITS RX/RS FORM.**

PRINTS TO

MADE BY

E. WHITE

DR

APPROVALS

*E.G. White*  
*Sept 10, 69*

PROCESS COMPUTER

SW-CR DEPT.

70A110025

ISSUED

SEP 15 1969

PHOENIX

LOCATION

CONT ON SHEET 2

SH NO. 1

## GENERAL ELECTRIC

70A110025

ST 3180

K7-12

INFORMATION SPECIFICATION  
BYTE INPUT-CIRCUIT MODULE

CONT. ON 1 SH. NO. 0  
(32-023A12)

### GENERAL NOTES

F.C.F.  
F.M.F:

APPROVED BY: E.G. White DATE: 9-11-69

### REVISION STATUS

REV.	RECORD OF CHANGE	REV. DATE & NAME	REV.	RECORD OF CHANGE	REV. DATE & NAME
A	ISSUE				
A1	REVISED SHS 0, 1, 2, 3, PER	P. MILLER			
AN 6	DW-44-012	Nov 21, '69			
A2	REV SH2 PER A1-097	<del>Miller</del> JULY 21, 1971			

<b>REISSUED</b>					
<input checked="" type="checkbox"/>	ISSUE				
<input checked="" type="checkbox"/>	Oct 10, '69				
	JUL 29, 71				

Made By <b>E. WHITE</b>	Issue Date <b>SEP 15, 1969</b>	PROCESS <b>COMPUTER PHOENIX, ARIZ.</b>	Dwg. No. <b>70A110025</b> Cont. on <b>1</b>	Sh. No. <b>0</b>
----------------------------	-----------------------------------	---	--	------------------

70A110025

REV NO.	TITLE INFORMATION SPECIFICATION BYTE INPUT-OUTPUT MODULE	CONT ON SHEET 3	SH NO. 2
CONT ON SHEET	SH NO.	FIRST MADE FOR GE-PAC 30	(32-023A12)

3. Commands can be transmitted to the module by Output Command (OC) instructions.

OC R1, R2 Or Its RX/RS form

4. The device, in turn, has 8 bits of data and 8 bits of status brought in to the module via a cable. This data and status can be transferred to the Processor by Read Data (RD) and Sense Status (SS) instructions:

RD Dev #, R1      (Data transfer)  
SS Dev #, R2      (Status transfer)

Mechanical Considerations

1. The Byte I/O Module, consists of:

- 1 ea. Byte I/O Module      Part #32-023
- 3 ea. General Purpose I/O Cable      Part #17-069 FO4
- 1 ea. Schematic      FS 9
- 1 ea. Test Program      70A112471

2. The interface board may be inserted into any available I/O slot.

3. Cables must be connected as per figures 1 and 2.

REVISIONS

A1

PRINTS TO

MADE BY <b>E. WHITE</b>	APPROVALS <i>E. White</i> <i>Sept 10, 69</i>	PROCESS COMPUTER PHOENIX	DEPT. LOCATION
ISSUED <b>SEP 15 1969</b>		70A110025	CONT ON SHEET 3
			SH NO. 2

REV. NO.

TITLE INFORMATION SPECIFICATION  
BYTE INPUT-OUTPUT MODULE

CONT. ON SHEET F

SH. NO. 3

CONT. ON SHEET

SH. NO.

FIRST MADE FOR GE-PAC 30

(32-023A12)

FIGURE 1

NAME	STRAP BOARD LOCATION	NAME	STRAP BOARD LOCATION
DIN01	10 - 42	DOUT01	10 - 41
11	20	11	20
21	30	21	30
31	40	31	40
41	50	41	50
51	60	51	60
61	70	61	70
DIN71	11 - 42	DOUT71	11 - 41
SIN01	31 - 41	COUT01	10 - 40
11	41	11	20
21	51	21	30
31	61 - 41	31	40
41	31 - 42	41	50
51	41 - 42	51	60
61	51 - 42	61	70
SIN71	61 - 42	COUT71	11 - 40

REVISIONS

A1

FIGURE 2

NAME	LOCATION
RDRL	51 - 40
RDTL	61 - 40
WDTL	41 - 40
OCTL	71 - 40
INT	21 - 40
IACKL	31 - 40

PRINTS TO

MADE BY

E. WHITE

*EL*

APPROVALS

*E. G. White*  
*Sept 10, 69*

PROCESS COMPUTER

SW. OR DEPT.

70A110025

MAILED

SEP 15 1969

PHOENIX

LOCATION

CONT. ON SHEET F

SH. NO. 3

# GENERAL ELECTRIC

70A111091

PRINT DIST. K7-21

BYTE I/O MODULE  
MAINTENANCE SPECIFICATION

CONT. ON 1 SH. NO. 0  
(02-058A21)

## GENERAL NOTES

F.C.F.  
FMF: GE-PAC 30

APPROVED BY: E. A. White

DATE: Oct 27, 69

### REVISION STATUS

REV.	RECORD OF CHANGE	REV. DATE & NAME	REV.	RECORD OF CHANGE	REV. DATE & NAME
A	ISSUE				

**REISSUED**


<p>Made By <b>E. WHITE</b></p>	<p>Issue Date <u>Oct 27, 1969</u></p>	<p><b>PROCESS</b> COMPUTER PHOENIX, ARIZ.</p>
		<p>Dwg. Ho. <b>70A111091</b> Cont. on <b>1</b> Sh. No. <b>0</b></p>

REV NO.  
CONT ON SHEET SH NO.

TITLE  
BYTE I/O MODULE  
MAINTENANCE SPECIFICATION  
FIRST MADE FOR GE-PAC 30 (02-058A21)

TABLE OF CONTENTS

1.	INTRODUCTION.....	1
2.	SCOPE.....	1
3.	BLOCK DIAGRAM ANALYSIS.....	1
4.	FUNCTIONAL DIAGRAM ANALYSIS.....	2
4.1	Addressing.....	2
4.2	Writing.....	2
4.3	Reading.....	2
4.4	Status Request.....	3
4.5	Output Command.....	3
4.6	Interrupt Acknowledge.....	3
5.	TROUBLESHOOTING.....	3
6.	MNEMONICS.....	4

REVISIONS

PRINTS TO

MADE BY E. WHITE	APPROVALS <i>E.G. White</i>	PROCESS COMPUTER	DEPT.	70A111091
ISSUED OCT 29 1969	<i>Oct 27, 69</i>	PHOENIX	LOCATION	CONT ON SHEET 2 SH NO. 1

REV NO.	TITLE
CONT ON SHEET	SH NO.

BYTE I/O MODULE MAINTENANCE SPECIFICATION FIRST MADE FOR GE-PAC 30 (02-058A21)
--

REVISIONS

1. INTRODUCTION

The Byte I/O Module, Part Number 02-058, is a general purpose interface which is used in conjunction with a byte oriented device. There are sixteen stored output lines to the device, and sixteen nonstored input lines from the device. The Command/Status philosophy is not defined for this product; it is defined as per individual device requirements.

2. SCOPE

This document describes the Byte I/O Interface-mother-board, Part Number 32-023. Schematics for the Byte I/O Module are provided on FS9.

3. BLOCK DIAGRAM ANALYSIS

The Byte I/O Interface is a general purpose communication link between the Processor I/O Multiplexor (MPX) Bus and a Byte oriented device. Refer to Figure 1. If the device is addressed, the command and data bytes from the MPX bus are stored into two registers. The outputs from these registers are brought out to the peripheral device to be used as required (one control byte, and one data byte). The data and status bytes from the peripheral device are brought into the interface for interrogation by the Processor.

An interrupt line is provided such that if the peripheral device required service, this line could be activated to generate an I/O interrupt.

All control gated lines, including the interrupt acknowledge line, are available for peripheral device use, with the exception of the status gated line (SST).

4. FUNCTIONAL DIAGRAM ANALYSIS

4.1 Addressing

In order for data transfer to take place between the Multiplexor I/O Bus and the device, the interface must first be addressed with a pre-selected address; the interface will respond only to this address.

The Data Available Lines (DAL's) are activated with the code for the Byte I/O device address. These lines go through single-to-double rail converters (FS9-1); both the true and false outputs from these converters appear

PRINTS TO

MADE BY	E. WHITE	APPROVALS	PROCESS COMPUTER	BY OR DEPT.	70A111091
ISSUED	OCT 29 1969	E.A. White	PHOENIX	LOCATION	CONT ON SHEET 3 SH NO. 2

REV NO.  
CONT ON SHEET SH NO.

TITLE  
BYTE I/O MODULE  
MAINTENANCE SPECIFICATION  
FIRST MADE FOR GE-PAC 30 (02-058A21)

REVISIONS




FIGURE 1. Byte I/O Block Diagram

PRINTS TO

MADE BY  
ISSUED

APPROVALS  
E.G. White  
OCT 27 1969  
PROCESS COMPUTER  
PHOENIX

DIV OR DEPT.  
LOCATION  
70A111091  
CONT ON SHEET 4 SH NO. 3



REV NO.	TITLE	CONT ON SHEET	5	SH NO.	4
	BYTE I/O MODULE MAINTENANCE SPECIFICATION				
CONT ON SHEET	SH NO.	FIRST MADE FOR	GE-PAC 30	(02-058A21)	

REVISIONS

at the input of two 35-038 strap boards. These strap boards are wired such that the DNLX,1 lines will all be high if the proper address is present on the DAL lines. If this is the case, the output from the 35-022 board (1M5) goes low, and is inverted to become DEV,1 (Device Address). If these DAL lines reflect an address, the ADRS,0 control line is activated (2A1). This line is inverted and ANDed with DEV,1 to either set or reset the Address flip-flop depending on whether DEV,1 is high (addressed) or low (not addressed). The resulting AND of the addressed condition is used to send a SYN back to the Processor. The Processor responds to the SYN by deactivating the ADRS,0 control line causing the SYN to drop. The device is now ready for data transfer.

4.2 Writing

With the Address flip-flop set, data is transferred to the interface by first activating the DAL lines and, after settling time, activating the DAO control line. The DA,0 control line is inverted and ANDed with the Address flip-flop (FS9-2). If the Address flip-flop is set, the resultant AND generates a SYN back to the Processor, and is inverted to become WDT,1. The WDT,1 line going high gates the state of the DAL lines into the DATA Register (FS9-5). The return of the SYN to the Processor causes the Processor to deactivate the DA control line. This drops the SYN and the WDT,1. The data remains stored in the register until the next Write Data operation.

The data from the register is buffered and brought out to the peripheral device as DOUTX (high=active) lines.

4.3 Reading

The DR (Data Request) control line is activated by the Processor. It is then inverted and ANDed with the Address flip-flop and RDR,1\* (external read control line) -FS9-2. If the device is addressed - Address flip-flop set - and RDR,1 is high, the resultant AND sends back a SYN to the Processor and is inverted to become RDT,1 (FS9-2R4). The RDT,1 signal gates the data inputs from the peripheral device onto the DRL Bus. The SYN return to the Processor causes the Processor to deactivate the DR control line. This will, in turn, shut off the SYN and deactivate the RDT,1, removing the state of the DINX lines from the DRL Bus.

PRINTS TO

MADE BY	E. WHITE	APPROVALS	PROCESS COMPUTER	DEPT.	70A111091
ISSUED	OCT 29 1969	<i>E.G. White</i> OCT 27, 69	PHOENIX	LOCATION	CONT ON SHEET 5 SH NO. 4

REV NO.	TITLE
CONT ON SHEET	SH NO.
FIRST MADE FOR	GE-PAC 30

BYTE I/O MODULE  
MAINTENANCE SPECIFICATION (02-058A21)

REVISIONS

\*RDR,1 is an external Read Control Line; this line is used to delay the SYN in case the peripheral device is not ready to transfer data to the interface.

#### 4.4 Status Request

The Processor activate the SR (Status Request) control line. This line is inverted and ANDED with the Address flip-flop (FS9-2). If the Address flip-flop is set (addressed condition), the resultant AND sends back a SYN to the Processor, and is inverted to become SST,1. The SST,1 line gates back the state of the Device Status (SINX,1) lines onto the DRL Bus. The return of the SYN causes the Processor to deactivate the SR control line. This drops the SYN and deactivates the SST1 line, removing the status from the DRL Bus.

#### 4.5 Output Command

The command structure is presented on the DAL lines. After the DAL lines settle, the CMD,0 control line is activated. This line is inverted and ANDED with the Address flip-flop (FS9-2). If the Address flip-flop is set (addressed condition), the resulting AND sends a SYN back to the Processor, and is inverted to become OCT,1. The rising edge of the OCT,1 line sets the state of the DAL lines into the Command Register (FS9-6). The return of the SYN causes the Processor to deactivate the CMD,0 control line. This shuts off the SYN and deactivates the OCT,1 line. The image of the DAL lines is retained in the Command Register. The output from the register is buffered and appears on the connector board (COUTX,1) for external use.

#### 4.6 Interrupt Acknowledge (FS9-3)

The interrupt is caused by a transition from the ZERO to the ONE state of the INT,1 line. The output from the Interrupt flip-flop is inverted and tied onto the Attention Bus (ATN,0). The ATN,0 line going low causes an I/O interrupt. The Processor will sometime later service the interrupt. It will do this by activating the RACK line. In the interface, this line will be inverted to become RACK,1.

In order to describe the acknowledge circuit, two cases will be used:

PRINTS TO

MADE BY	E. WHITE	APPROVALS	E.G. White	PROCESS COMPUTER	DEPT.	70A111091
ISSUED	OCT 29 1969		OCT 27 69	PHOENIX	LOCATION	CONT ON SHEET 6 SH NO. 5

REV. NO.	
CONT ON SHEET	SH. NO.

TITLE  
 BYTE I/O MODULE  
 MAINTENANCE SPECIFICATION  
 FIRST MADE FOR GE-PAC 30

(02-058A21)

REVISIONS

Case 1 - Attention flip-flop set

With the Attention flip-flop set, ATN,1 is high. RACK,1 is normally low, causing the output 61-07 (TACK,0) to be high. TACK,0 is ANDed with ATN,1. Since they are both high, the output 21-07 is low. This locks TACK,0 in the high state. The Processor activates RACK,0 causing RACK,1 to go high. RACK,1 is ANDed with TACK,0. This causes ACKSYNO,0 to go low and its inverted state, IACK,1, to go high. ACKSYNO,0 sends back a SYN to the Processor (FS-2) and activates the DNLX,1 lines to reflect the address code of the device. IACK,1, is ANDed with the DNLX,1 lines causing the result to be tied onto the DRL Bus. The return of the SYN causes the Processor to deactivate the RACK,0 line. This deactivates the SYN, ACKSYNO,0 and IACK,1 lines. The deactivation of the ACKSYNO,0 line removes the SYN from the bus. The deactivation of the IACK,1 removes the Device Address from the DRL Bus, and causes the Attention flip-flop to reset.

Case 2 - Attention flip flop reset (no interrupt)

With the Attention flip-flop reset, the ATN,1 line is low. This causes the output 21-07 to be high. If the Processor activates RACK,0, RACK,1 will go high. RACK,1 is then ANDed with the output 21-07. This causes TACK,0 to go low, transmitting the Receive Acknowledge to the next I/O device. If the ATN,1 line should go high while RACK,1 is still high, it is locked out because TACK,0 is low.

5. TROUBLESHOOTING

If a malfunction occurs in the Byte I/O controller, the trouble can be isolated by use of the test program as described in Programming Manual PCP129.

6. MNEMONICS

This section provides an alphabetical list of the mnemonics used in the Byte I/O Module. A brief description of each mnemonic, and a reference to its source on the schematic, FS9, are also provided.

PRINTS TO

MADE BY E. WHITE	APPROVALS <i>E. G. White</i>	PROCESS COMPUTER	DIV-GR DEPT.	70A111091
ISSUED OCT 29 1969	<i>Oct 27 69</i>	PHOENIX	LOCATION	CONT ON SHEET 7 SH. NO. 6

REV NO. 1  
CONT ON SHEET SH NO.

TITLE  
BYTE I/O MODULE  
MAINTENANCE SPECIFICATION  
(02-058A21)  
FIRST MADE FOR GE-PAC 30

MNEMONIC	MEANING	SCHEMATIC LOCATION	REVISIONS
ACKSYN	Acknowledge interrupt SYN	1A5	
ADRS	Address Control Line	2A1	
ATN	Attention Line	3F9	
CMD	Command Control Line	2A7	
COUTXX	Command Output Lines	6G9	
DA	Data Available Control Line	2A5	
DALXX	Data Available Lines	1	
DEV	Device Addressed Match	1R5	
DINXX	Data Input Lines	4G1	
DNLXX	Device Name Lines	1	
DOUTXX	Data Output Lines	5G9	
DR	Data Request Control Line	2A4	
DRLXX	Data Receive Lines	3M9	
IACK	Interrupt Acknowledge Gate	3A2	
INT	Interrupt Line	3A2	
OCT	Output Command Gate	2R7	
RACK	Receive Acknowledge	3A7	
RDR	Read Ready	2B4	
RDT	Read Data Gated	2R4	
SCLR	System Clear	2A8	
SINXX	Status Input Lines	4G5	

MADE BY E. WHITE  
ISSUED OCT 29 1969

APPROVALS  
*E.G. White*  
OCT 27 1969  
PROCESS COMPUTER  
PHOENIX

70A111091  
LOCATION CONT ON SHEET 8 SH NO. 7  
PRINTS TO

REV NO.	
CONT ON SHEET	SH NO.

TITLE  
 BYTE I/O MODULE  
 MAINTENANCE SPECIFICATION  
 FIRST MADE FOR GE-PAC 30

CONT ON SHEET F SH NO. 8

(02-058A21)

MNEMONIC	MEANING	SCHEMATIC LOCATION
SR	Status Request Control Line	2A5
SST	Sense Status Gate	2R6
SYN	Sync	2R3
TACK	Transmit Acknowledge	3A4
WDT	Write Data Gated	2R5

REVISIONS

PRINTS TO

MADE BY E. WHITE	ISSUED OCT 29 1969
---------------------	-----------------------

APPROVALS  
*E.G. White*  
 Oct 27 69

PROCESS COMPUTER  
 PHOENIX

70A111091  
 LOCATION CONT ON SHEET F SH NO. 8

GENERAL ELECTRIC

70A111162

PRINT DIST.  
K7-20

BYTE I/O MODULE  
INSTALLATION SPECIFICATION

CONT. ON 1 SH. NO. 0  
(02-05bA20)

GENERAL NOTES

F.C.F.  
FMF: GE-PAC 30

APPROVED BY: E. G. White

DATE: March 16, 70

REVISION STATUS

REV.	RECORD OF CHANGE	REV. DATE & NAME	REV.	RECORD OF CHANGE	REV. DATE & NAME
A	ISSUE				
A1	REV SH. 1 PER A1-097	<u>Salmondo</u> <u>JUN 27 1971</u>			

REISSUED

A1	Issue								
A1	July 29, 1971								

Made By: E. WHITE, MARCH 10, 1970

Issue Date: March 17, 1970

PROCESS  
COMPUTER  
PHOENIX, ARIZ.

Dwg. No. 70A111162  
Cont. on 1

Sh. No.

REV NO.

TITLE BYTE I/O MODULE  
INSTALLATION SPECIFICATION

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

(02-058A20)

REVISIONS

1. UNPACKING

When this module is shipped with a Processor, there are no special unpacking procedures. However, if the Byte I/O Module is shipped as part of an expansion unit, unpack it carefully and check for breakage and damage to components.

2. PHYSICAL CHARACTERISTICS

This module consists of a standard 9-3/4 inch by 10-1/2 inch mother-board and three 17-069F04 cables.

3. LOCATION

The mother-board connects to any I/O slot on the Processor or expansion chassis. The TACKO/TACKO strap must be removed from the I/O slot (114-0 to 214-0).

4. SAFEGUARDS

To prevent damage to personnel and equipment, make sure the AC power is off while installing the module.

5. CABLES

The 17-069F04 cables are connected as shown in Table 1 and Table 2.

6. DEVICE ADDRESSING

The device address of this module is X'0B'. This address can be changed by changing the strapping on two 35-038 strap boards as shown in Figure 1 and in Table 3.

For X'0B, pins numbered 61, 31, 60, and 30 are connected directly to the Address NAND gate. Pins numbered 71, 41, 70, and 40 are the address line 1-side. Pins numbered 51, 21, 50, and 20 are the address line 0-side. (See Figure 1).

7. INSTALLATION CHECK

Run Test Program 7CA112471 to determine if the Byte I/O Module has been installed correctly and is running properly.

PRINTS TO

MADE BY E. WHITE	APPROVALS <i>E. G. White</i>	PROCESS COMPUTER	DEPT.	7CA111162
ISSUED <i>Mar 11, 1970</i>	<i>11/12/70</i>	PHOENIX	LOCATION	CONT ON SHEET 2 SH NO. 1

REV NO.  
CONT ON SHEET SH NO.

TITLE  
BYTE I/O MODULE  
INSTALLATION SPECIFICATION

FIRST MADE FOR GE-PAC 30

(02-058A20)

REVISIONS

TABLE 1. CABLE LOCATION

NAME	STRAP BOARD LOCATION		NAME	STRAP BOARD LOCATION	
DIN01	10	42	DOUT01	10	41
DIN11	20	42	DOUT11	20	41
DIN21	30	42	DOUT21	30	41
DIN31	40	42	DOUT31	40	41
DIN41	50	52	DOUT41	50	41
DIN51	60	42	DOUT51	60	41
DIN61	70	42	DOUT61	70	41
DIN71	11	42	DOUT71	11	41
SIN01	31	41	COU01	10	40
SIN11	41	41	COU11	20	40
SIN21	51	41	COU21	30	40
SIN31	61	41	COU31	40	40
SIN41	31	42	COU41	50	40
SIN51	41	42	COU51	60	40
SIN61	51	42	COU61	70	40
SIN71	61	42	COU71	11	40

NOTE

If the device address is changed,  
the test program must also change.

TABLE 2. CABLE SIGNALS AND LOCATIONS

NAME	LOCATION
RDR1	51-40
RDT1	61-40
WDT1	41-40
OCT1	71-40
INT	21-40
IACK1	31-40

PRINTS TO

MADE BY E. WHITE	APPROVALS <i>E. G. White</i>	PROCESS COMPUTER	DEPT. PHOENIX	70A111162
ISSUED <i>Mon. 17, 1970</i>	<i>Mar 16, 70</i>	LOCATION	CONT ON SHEET 3	SH NO. 2



REV NO.  
CONT ON SHEET SH NO.

TITLE  
BYTE I/O MODULE  
INSTALLATION SPECIFICATION


FIRST MADE FOR GE-PAC 30

(02-058A20)

Figure 1 Strap Daughter Board Device Addressing

D.B. LOC	PIN NUMBER	LEVEL	HEXADECIMAL WEIGHT	EXAMPLES OF DEVICE ADDRESSING	
				X'4C:	X'2B'
02	61- - - - -71 -51	1 0	8	61 TO 51	61 TO 51
	31- = - - - -41 -21	1 0	4	31 TO 41	31 TO 21
	60- - - - -70 -50	1 0	2	60 TO 50	60 TO 70
	30- = - - - -40 -20	1 0	1	30 TO 20	30 TO 20
03	61- - - - -71 -51	1 0	8	61 TO 71	61 TO 71
	31- - - - -41 -21	1 0	4	31 TO 41	31 TO 21
	60 = - - - -70 -50	1 0	2	60 TO 50	60 TO 70
	30- - - - -40 -20	1 0	1	30 TO 20	30 TO 20

REVISIONS



WIRE RUNS (FAR SIDE)

MALE GUIDE

PRINTS TO

MADE BY E. A. WHITE

APPROVALS  
*E. A. White*  
*Mar 16, 70*

PROCESS COMPUTER

9XXP DEPT.

70A111162

ISSUED  
*Mon 17, 1970*

PHOENIX

LOCATION

CONT ON SHEET F

SH NO. 3



REV NO.  
CONT ON SHEET SH NO.

TITLE  
MODIFICATION SPECIFICATION  
MARK CENTURY 120  
FIRST MADE FOR AJH

CONT ON SHEET 2 SH NO. 1

GENERAL

The purpose of this specification is to define the additions and changes to be made to a standard GE Mark Century 120 Model 2 numerical positioning control for use with a GE-PAC 30 computer via a modified Byte-I/O Module.

Fundamentally, the MC120 when operated in the auto mode, will receive its data from the computer rather than the paper tape reader. However, for ease of maintenance and set-up, the paper tape equipment is to be retained. In general, the MC120 will run unattended and therefore, any operation which would throw it out of the 'cycle start' mode should be avoided. It is also desirable that the MC120 and the GE-PAC 30 not be tied together with DC control lines. Therefore, all communications will be by AC coupled electronic circuits or isolated by relay coil and contact.

Figure one is a Block Diagram of the overall situation:

REVISIONS

PRINTS TO




FIGURE 1

MADE BY *W. N. Patterson* 12-1-69  
ISSUED JAN 9 1970

APPROVALS  
*CVNY*  
12-23-69

PROCESS COMPUTER  
PHOENIX, ARIZONA

DIV OR DEPT.  
LOCATION  
70A106367  
CONT ON SHEET 2 SH NO. 1

REV NO.	TITLE	CONT ON SHEET	3	SH NO.	2
	MODIFICATION SPECIFICATION MARK CENTURY 120				
CONT ON SHEET	SH NO.	FIRST MADE FOR	AJH		

GENERAL (Cont'd)

The necessary changes are:

- a. Mount two relay buffer cards supplied by PCD.
- b. Modify tape input circuitry to accept computer simulated tape (8 data & one sprocket) signals in the Auto mode only.
- c. Modify the Cycle Start logic so that a Reading Error (parity error) does not reset 'Cycle Start' Flip-Flop when in Auto.
- d. Add, if necessary, a relay driver to drive an external 24 volt relay to provide a Reading Error (parity) signal to the computer.
- e. Add relay drivers to drive external 24 volt relays to indicate to the computer the following; 'Auto' mode, EOB (End of Block) and Cycle Start.

DETAILS OF IMPLEMENTATION

In order to expedite the implementation of this modification, PCD will supply connectors and other mounting hardware to mount two IC360CKHSK3 Relay Cards. Each one of these cards has 8 - 12 volt mercury wetted relays. At a later time, PCD will actually supply two of these cards for each controller. Attachments include the drawings for the above relay card, connector & card guide. These drawings include an assembly drawing (further note orientation of relays and note that they must be within 15° of vertical), schematic and logic representation of card which includes pin numbers and other necessary information.

If it is any help as far as space or available spare circuits in this application, there will be no use made of the 'M' function decoding relays since all such actions are being directly controlled by the digital outputs from the computer.

In order to facilitate interconnection of the system, it is desirable to make the connections via connectors. This could be one connector for input and one for outputs or alternately they can be in one common connector. This is the service shops option. However, we do ask that the mating connector be supplied to PCD.

KHSK3 RELAY WIRING

The relay coils shall be wired to a common positive voltage with individual grounding through a driver switch. The relay outputs for data shall be wired from the normally closed contacts. The simulated sprocket & the permit positioning outputs shall be wired from the normally open contacts.

REVISIONS

B

PRINTS TO

MADE BY <i>W.A. Patterson</i> 12-1-69	APPROVALS <i>W.A.P.</i> 12-23-69	PROCESS COMPUTER	DIV OR DEPT.	70A106367
ISSUED JAN 9 1970		PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 3 SH NO. 2

REV NO.  
CONT ON SHEET SH NO.

TITLE  
MODIFICATION SPECIFICATION  
MARK CENTURY 120  
FIRST MADE FOR AHJ

REVISIONS

TESTING

To insure that the modifications meet the intent, prior to the availability of a computer and interface to test the entire sub-system, it should be tested with a simulated computer output. The simulated computer output could be composed of 9 toggle switches for data & permit position, a momentary pushbutton for sprocket signal. Provision will have to be made to cause the data to go to zero's on release of the sprocket signal. Three lights can be provided to indicate CYS, AUTO & EOB.

It should be ascertained that data can be correctly loaded to either X or Y register, that a parity error doesn't cause a drop out of CYCLESTART, permit positioning & position complete logic works correctly and that AUTO, CYS and EOB signals are brought to the interface connector.

DOCUMENTATION

The intent should be to modify the documentation so that a qualified numerical control servicemen can understand the changes and maintain the equipment without further aid.

It will be necessary to produce new sheets of drawings for those areas modified and to produce drawing covering the added equipment.

Furthermore, all the sets of Red books supplied with this order must be revised. It should be sufficient to change the Elementary Diagram & Wire Table Sections and to insert a page(s) in the Operation Chapter which identifies that there are modifications, the nature of the modifications and what descriptive sections that it might effect.

Purchase modification from:

General Electric Service Shop  
3601 E. LaPalma  
Anaheim, California 92806

Attention: Steven J. Krofchok  
Manager, Special Manufacturing Operation  
(714) 630-2650

PRINTS TO

MADE BY <i>W. N. Patterson</i>	APPROVALS <i>WNY</i>	PROCESS COMPUTER	DIV OR DEPT.	70A106367
ISSUED JAN 9 1970	<i>12-23-69</i>	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET F SH NO 3

**GENERAL ELECTRIC**

70A110396

PRINT DIST. -  
K7-19

BYTE I/O MODULE  
PRODUCT SPECIFICATION

CONT. ON 1 SH. NO. 0

(02-058 A19)

**GENERAL NOTES**

F.C.F.  
FMF: GE-PAC 30

APPROVED BY: E. White DATE: Sept 19, 69

**REVISION STATUS**

REV.	RECORD OF CHANGE	REV. DATE & NAME	REV.	RECORD OF CHANGE	REV. DATE & NAME
A	ISSUE				
B	REVISED SH 1 PER	P. MILLER			
	AN 6WDW-44-012	Nov. 21, '69			
C	REV. SH 1&2 PER	P. MILLER			
	AN 6WDW-44-015	Jan. 2, 1970			
D	REV. SH 1 PER	L. MORAES			
	AN 6WDW-44-017	JAN. 27, 70			
E	REV SH 1&2 PER	Alexander			
	A1-097	JULY 27, 71			

**ISSUED**

A	TSSAE	DI	Jul 29, '71				
B	10, 1969						
C	03, 1970						
	29, 1970						

By E. WHITE

Iss. Date

July 29, 1971

PROCESS

COMPUTER  
PHOENIX, ARIZ.

Dwg. No.

70A110396

Cont. on 1

Sh. No. 0

REV NO.	
CONT ON SHEET	SH NO.

TITLE  
 BYTE I/O MODULE  
 PRODUCT SPECIFICATION

FIRST MADE FOR

(02-058 A19)

1. DOCUMENTATION

The following documents are shipped with the 02-058.  
 1 each 70A111162 Installation Specification  
 1 each 70A111091 Maintenance Specification  
 1 each 70A112471 Test Program  
 1 each 70B113259 (FS9)  
 1 each 70A110025 Information Specification.

2. PARTS LIST

1 each 32-023 Byte I/O Interface Board  
 3 each 17-069F04 Cable Assembly

3. DIMENSIONS

Mother-Board 9.75" x 10.5"

4. WEIGHT

Mother-Board: 1-1/2 pounds

5. POWER

+5 volts ± 10%; 0.75 amps

6. ENVIRONMENTAL

- 6.1 Temperature: 0° to 50°C
- 6.2 Humidity: Equal or exceeds processor
- 6.3 Vibration Equal or exceeds processor

7. DESCRIPTION

The 70A104048G78 (02-058) byte I/O module is a general purpose fully buffered interface module, for reading and writing bytes of data to/from byte oriented devices.

The interface can be connected directly to the I/O Multiplexor Bus in the Processor chassis or Expansion Card File.

The interface contains sixteen storage FF's connected as the devices inputs (eight data bit & eight command bit). The devices outputs appear on sixteen unstored lines, which can be interrogated by the Processor. (Eight data bit and eight status bit).

An interrupt line is provided which can interrupt the Processor when service is required. This line is available to the user for energization by a signal of his choosing.

REVISIONS

D

PRINTS TO

MADE BY E. White	APPROVALS <i>E.C. White</i> Mar 9 70	DIV OR DEPT. Process Computer Phoenix	70A110396
ISSUED <i>April 22, 1970</i>		LOCATION	CONT ON SHEET 2 SH NO. 1

70A110396

CONT ON SHEET F SH NO. 2

REV NO.

TITLE  
 BYTE I/O MODULE  
 PRODUCT SPECIFICATION

CONT ON SHEET SH NO.

FIRST MADE FOR GE-PAC 30 PROJECT (02-058 A19)

REVISIONS

C

8. ACCEPTANCE TEST

The interface must execute the test program described in 70A112471 in order to be considered operational. The program should also run under the prescribed voltage variations.

PRINTS TO

MADE BY E. WHITE

APPROVALS

*E. G. White*  
*4/24/67*

PROCESS COMPUTER

DIVISION DEPT.

70A110396

ISSUED *4/24/67*

PHOENIX

LOCATION

CONT ON SHEET F

SH NO. 2



**GENERAL  ELECTRIC**

70A110444

PRINT DIST.

K7-15

PROGRAMMING SPECIFICATION  
BYTE I/O MODULE

CONT. ON 1 SH. NO. 0

**GENERAL NOTES**

**F.C.F.**  
**FMF:**

APPROVED BY: 

DATE: 12-6-71

**REVISION STATUS**

REV.	RECORD OF CHANGE	REV. DATE & NAME	REV.	RECORD OF CHANGE	REV. DATE & NAME
A	Issue				

**REISSUED**

A	Issued						

Made By: J. Lima/LAP

Issue Date: DEC 9 1971

PROCESS  
COMPUTER  
PHOENIX, ARIZ.

Dwg. No. 70A110444  
Cont. on 1 Sh. No. 0

REV NO.

TITLE PROGRAMMING SPECIFICATION  
BYTE I/O MODULE

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

**1. INTRODUCTION**

This module provides a general purpose, fully buffered interface to 8-bit oriented devices for reading and writing bytes of data. The module provides:

- A. Eight Data Output Lines, each with a storage flip-flop. The data lines may be updated by executing a 'Write Data' instruction.
- B. Eight Data Input Lines, which may be read in by executing a 'Read Data' instruction. Data Input Lines to the module are brought in via a cable.
- C. Eight Control Lines, each with a storage flip-flop, which may be updated by executing an 'Output Command' instruction.
- D. Eight Sense Lines, the status of which may be read in by executing a 'Sense Status' instruction. These Sense Lines are brought into the module via a cable.
- E. One Priority Interrupt Line which, when acknowledged by an "Acknowledge Interrupt" instruction, automatically transfers the device number of the module to the general register specified by the 'Acknowledge Interrupt' instruction.

The device number X'0B' is normally assigned to this device.

**2. STATUS AND COMMAND BYTES**

The actual configuration of the status and command bytes for this device depends upon the equipment connected to the module.

**3. PROGRAMMING CONSIDERATIONS**

R1 contains the device number.

- A. Data may be transferred to the module by:

WD R1,DATA

- B. Data may be read from the module by:

RD R1,DATA

- C. Commands may be transmitted to the module by:

OC R1,CMD

where CMD is a memory byte containing the desired information.

- D. The module handles eight bits of status, which may be transferred to the processor by:

SSR R1,R2 (Inputs status byte to R2)

REVISIONS

K7-15

PRINTS TO

MADE BY  
L. A. Pellor

APPROVALS

MAPD

DIV OR  
DEPT.

70A110444

ISSUED  
J. Lima/LAP 11-22-71

West Lynn

LOCATION

CONT ON SHEET FINAL SH NO 1




SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISSUE																			
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
SHEET INDEX SUPPORTING INFORMATION	OA	-	2	3																	
FUNCTIONAL SCHEMATICS	1	1	2	2																	
	2	1	2	2																	
	3	1	2	3																	
	4	1	2	2																	
	5	1	2	2																	
	6	1	2	2																	
BACK PANEL MAP	7	-	2	2																	

SUPPORTING INFORMATION

CATEGORY	PART NO.
MOTHER BOARD ASSEMBLY	32-023R01

- SHEET INDEX NOTES:
1. CHANGES ON THIS DRAWING SHALL REQUIRE ONLY THE REISSUE OF SHEETS AFFECTED.
  2. THE ISSUE OF THIS SHEET SHALL DETERMINE THE LATEST ISSUE OF THIS DRAWING.
  3. IN THE EVENT THAT THE REVISION LEVEL STAMPED ON THE PWB DOES NOT CORRESPOND TO THAT IN THE SUPPORTING INFORMATION TABLE, PLEASE REQUEST SCHEMATIC OF THE CORRECT REVISION LEVEL FROM:  
"GENERAL ELECTRIC COMPANY  
40 FEDERAL ST.  
WEST LYNN, MASSACHUSETTS 01905".



UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING --

APPLIED PRACTICES

SURFACES

TOLERANCES ON DIMENSIONS

FRACTIONS

DECIMALS

ANGLES

✓

+

+

+

GENERAL ELECTRIC

PROCESS COMPUTER  
PHOENIX


TITLE FUNCTIONAL SCHEMATIC  
BYTE I/O MODULE

FORM GE-PAC-30 1 OF 2

FORM NO (F59)

70B113239

COUNT ON SHEET 3 ON NO. 2



DATE 27 AUG 69

SEP 11, 1969

APPROVAL

DES

CHKD


REV

FORM NO (F59)


70B113239

COUNT ON SHEET 3 ON NO. 2

NOTES:  
1- PART OF CABLE TO EXTERNAL DEVICE.



PART OF CABLE TO EXTERNAL DEVICE



NOTES:  
1. PART OF MULTIPLEXER BUS.


NOTE 1



NOTES:

1. PART OF CABLE TO EXTERNAL DEVICE.

161




MADE BY  
*J. Lynch* 27 AUG 69

APPROVAL  
*E. G. White*  
Sept 9, 69

REV.	DATE	BY	APP.	REV.	DATE	BY	APP.	REV.	DATE	BY	APP.

**NOTES:**

1. PART OF CABLE TO EXTERNAL DEVICE.  
161



NOTE 1

BACK PANEL MAP

CONN POS	HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS			HORIZ POS		
	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2
22															
21															
20															
19															
18															
17															
16															
15															
14															
13															
12															
11															
10															
09															
08															
07															
06															
05															
04															
03															
02															
01															
00															
22															
21															
20															
19															
18															
17															
16															
15															
14															
13															
12															
11															
10															
09															
08															
07															
06															
05															
04															
03															
02															
01															
00															

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:  
 APPLIED PRACTICES SURFACES  
 ✓ : : : :  
 FRACTIONS DECIMALS PERCENT

TITLE LOGIC  
 MC 120 DRIVER MODULE  
 FIRST MADE FOR SYS. STD  
 FCF: AJH

A  
B  
C  
D  
E

REVISION STATUS					
REV.	RECORD OF CHANGE	REV. DATE & NAME	REV.	RECORD OF CHANGE	REV. DATE & NAME
A	ISSUE				
B	REV. SH 12-3				
	10/11/70 6:57 PER. AN				
	SAIN-22-005	Nov 2, 70			
C	REV. SH 6-8 PER AN				
	#8ATH-22-008	Dec 21, 70			
ISSUED					
A					
B					
C					

REVISION STATUS					
REV.	RECORD OF CHANGE	REV. DATE & NAME	REV.	RECORD OF CHANGE	REV. DATE & NAME
ISSUED					

REV. NO.

PROPRIETARY INFORMATION OF GENERAL ELECTRIC COMPANY

REVISIONS	PRINTS TO
	K6-17
	4cc


UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING APPLIED PRACTICES

APPLIED PRACTICES	SURFACES	FINISH	TEMP.	WELDING	DRILLING	REWORK
	✓	±	±	±	±	±

TITLE 2097C  
 SUPPORTING INFORMATION  
 FIRST MADE FOR S'S, STD.

DESCRIPTION	SHEET NUMBER	DAUGHTER BOARD LOCATIONS	DAUGHTER BD. PART NO.	
			VENDOR	G. E.
SUPPORTING INFORMATION	0			
INTERFACE SUMMARY	2			
BLK & TIMING DIAG.	3			
DATA OUT ADDRESS DECODE	4	00, 01	35-040	70A110382G35
		02, 03	-038	G91
		04	-027	G22
		24	-022	G22
CONTROL CIRCUIT	5	05, 15	-001	G1
		14	-060	G49
		36	-020	G20
		36, 35	-020	G20
INTERRUPT CONTROL	6	10	-022	G22
		15, 16	-001	G1
		07	-002	G2
		26	-016	G16
		25	-060	G49
		23	-015	G15
		33, 11	-027	G27
DATA TIMING-STATUS INPUT	7	35, 36, 37	-020	G20
		12	-016	G16
DATA REGISTER-RELAY DRIVER	8	30, 31, 32	-10	G10
		20, 21, 22, 23	35-015	70A110382G15

SHEET INDEX



CONN 0

MC120 DRIVER MODULE

REVISIONS	DATE	BY	CHKD
3			

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:  
 APPLIED PRACTICES SURFACES FINISHES TOLERANCES MATERIALS WEIGHTS  
 ✓ + + +

TITLE LOGIC  
**INTERFACE SUMMARY**  
 FIRST MADE FOR SYS. STD.

BACK PANEL INTERFACE MAP

CONN POS	MOTH BD.				
	HORIZ POS				
VERT POS	0	1	SH	2	SH
22					
21					
20					
19					
18					
17					
16					
15					
14					
13					
12					
11					
10					
09					
08					
07					
06					
05					
04					
03					
02					
01					
00					
22		P5		GND	
21					
20					
19					
18					
17		SCLR0			
16					
15		SYNO		ATNO	
14		RACKO		TACKO	
13		SRO			
12					
11		A			
10		ADRSO		CMDO	
09		DRL030		DRL070	
08		DRL020		DRL060	
07		DRL010		DRL050	
06		DRL000		DRL040	
05		DALO30		DALO70	
04		DALO20		DALO60	
03		DALO10		DALO50	
02		DALO00		DALO40	
01		P5			
00		P5		GND	

MNEMONIC DEFINITIONS

ACKSYN	ACKNOWLEDGE SYNC.	ATNR	ATTENTION FLIP FLOP RESET
AD	ADDRESS STORE	ATNS	ATTENTION FLIP FLOP SET
ADRS	ADDRESS CONTROL SIGNAL	EOBR	END OF BLOCK STORE FLIP FLOP RESET
ASYN	ADDRESS SYNC	EOBST	END OF BLOCK STORE FLIP FLOP TOGGLE
ATN	ATTENTION INTERRUPT		
AUTO	AUTOMATIC MODE		
BSY	BUSY		
CMD	COMMAND CONTROL SIGNAL		
CYS	CYCLE START		
DA	DATA AVAILABLE CONTROL SIGNAL		
DAL	DATA AVAILABLE LINE		
DEV	DEVICE NUMBER		
DL	DATA LINE OUTPUT		
DNL	DATA LINE STATUS GATING		
DRL	DATA REQUEST LINE		
EOB	END OF BLOCK, DATA		
EOBHC	END OF BLOCK, NUMERICAL CONTROL		
OCT	OUTPUT COMMAND GATING SIGNAL		
PPOS	PERMIT POSITION OUTPUT		
RACK	RETURN ACKNOWLEDGE INTERRUPT		
RSDA	RESET DATA REGISTER		
RSPK	RESET SPROCKET FLIP FLOP		
SCLR	SYSTEM CLEAR CONTROL SIGNAL		
SPK	SPROCKET OUTPUT		
SR	STATUS REQUEST CONTROL SIGNAL		
SSFK	SET SPROCKET FLIP FLOP		
SYN	SYNCHRONIZATION SIGNAL		
SST	STATUS STATUS GATING SIGNAL		
TACK	TRANSMIT ACKNOWLEDGE INTERRUPT		
WDT	WRITE DATA GATING SIGNAL		
XRP	EXTRA RESISTER PULL-UP		

TEST POINTS IMPLEMENTED

DESIG	MNEMONIC	SHEET
L01	EOBBA	6
L02	SEPK1	7
L03	RSPK1	7
L04	RSPK0	7
L05	SSPK0	7
L06	BSY1	7
L07	RSDA1A	7
L08	BSY0	7
L09	RSDA0	7
L10	DA1	5
L11	ATN1	6
L12	OCT1	6
L13	WDT1	5


REVISIONS	REV. NO.
	8

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:			
APPLIED PRACTICES	SURFACES	FRACTIONS	DECIMALS
	✓	+	+



TITLE LOGIC  
**BLOCK AND TIMING DIAGRAM**  
 FIRST MADE FOR SYS. STD.

A  
B  
C  
D  
E

MC 120 DRIVER MODULE  
BLOCK DIAGRAM



PROGRAM CONTROL I/O



REVISIONS	FIG. NO.

23 FEB 70  
OCT 19 1970


PROCESS COMPUTER  
PHOENIX  
70C180660  
4 3

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING	APPLIED PRACTICES	SURFACES	FINISHES	STRENGTHS & TOLERANCES	TECHNIQUES
	✓	+	+	+	+

TITLE LOGIC  
 DATA OUT & ADDRESS DECODE  
 FIRST MADE FOR SYS STD.

A  
B  
C  
D  
E

DATA AVAILABLE LINES FROM MULTIPLEXER BUS



NOTE:  
 1. THE ADDRESS FOR THIS MODULE IS WIRED ON THESE ADDRESS STRAP DAUGHTER BOARDS (35-038). ADDRESS IS NORMALLY WIRED FOR X '09'.

REVISIONS	PRINTS TO


ISSUED 26 JAN 70  
 OCT 19 1970  
 APPROVALS  
 PROCESS COMPUTER  
 PHOENIX  
 70C180660  
 5 4



DESIGN	CONTRACT	REV. NO.	DATE
APPLIED PRACTICES	✓	+	+

# CONTROL CIRCUIT

FIRST MADE FOR SYS STD



\* PART OF MULTIPLEXER BUS.

REVISIONS	PRINTS TO

# INTERRUPT CONTROL

FIRST MADE FOR SYS. STD.

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING

APPLIED PRACTICES	SURFACES	TERMINALS OR MOUNTING SURFACES	WELDING	WIRING
✓	:	:	:	:

*NORMALLY  
Low*

FROM MULTIPLEXER BUS


*TOGGLES WITH  
EACH CHARACTER*

*HOLDS STATE UNTIL  
INTERROUTER UNTIL  
E.O.B. IS RESET*

**NOTE :**  
XRP IS WIRED TO R44.

SEE NOTE  
EOB STORE FF

TO MULTIPLEXER BUS



REV NO.	


REVISIONS PRINTS TO

UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING	
APPLIED PRACTICES	SURFACES
✓	

# DATA TIMING - STATUS INPUT

FIRST MADE FOR SYS. STD.

FROM MC 120



DATA REQUEST LINES TO MULTIPLEXER BUS

*false buss*

19 FEB 70  
OCT 19 1970

PHOENIX


70C180660

REV'SIONS	PARTS TO



UNLESS OTHERWISE SPECIFIED USE THE FOLLOWING:

APPLIED PRACTICES	SURFACES
✓	

LOGIC  
 DATA REGISTER-RELAY DRIVER  
 FIRST MADE FOR SYS STD.



DATA LINES  
 TO  
 MC120



Handwritten notes: 492-11, +15, 51-70, X15

REV. NO.	PRINTS TO

23 JAN 70  
 OCT 19 1970

PROCESS COMPUTER  
 PHOENIX  
 70C180660  
 F 8